PCA9516AD datasheet(2/13 Pages) PHILIPS

2 / 13 page

Philips Semiconductors

Product data sheet

PCA9516A

5-channel I2C hub

2004 Sep 29

DESCRIPTION

The PCA9516A is a CMOS integrated circuit intended for application

in I2C and SMBus systems.

While retaining all the operating modes and features of the I2C

system, it permits extension of the I2C-bus by buffering both the data

(SDA) and the clock (SCL) lines, thus enabling five buses of 400 pF.

The I2C-bus capacitance limit of 400 pF restricts the number of

devices and bus length. Using the PCA9516A enables the system

designer to divide the bus into five segments off of a hub where any

segment to segment transition sees only one repeater delay.

It can also be used to run different buses at 5 V and 3.3 V or

400 kHz and 100 kHz buses where the 100 kHz bus is isolated

when 400 kHz operation of the other bus is required.

Two or more PCA9516As cannot be put in series. The

PCA9516A design does not allow this configuration. Since there is

no direction pin, slightly different “legal” low voltage levels are used

to avoid lock-up conditions between the input and the output of each

repeater in the hub. A “regular LOW” applied at the input of a

PCA9516A will be propagated as a “buffered LOW” with a slightly

higher value on all the enabled outputs. When this “buffered LOW” is

applied to another PCA9515A, PCA9516A, or PCA9518 in series,

the second PCA9515A, PCA9516A, or PCA9518 will not recognize

it as a “regular LOW” and will not propagate it as a “buffered LOW”

again. The PCA9510/9511/9513/9514 and PCA9512 cannot be used

in series with the PCA9515A, PCA9516A, or PCA9518 but can be

used in series with themselves since they use shifting instead of

static offsets to avoid lock-up conditions.

FEATURES

• 5 channel, bi-directional buffer

• I2C-bus and SMBus compatible

• Active HIGH individual repeater enable input

• Open-drain input/outputs

• Lock-up free operation

• Supports arbitration and clock stretching across the repeater

• Accommodates standard mode and fast mode I2C devices and

multiple masters

• Powered-off high impedance I2C pins

• Operating supply voltage range of 2.3 V to 3.6 V

• 5.5 V tolerant I2C and enable pins

• 0 kHz to 400 kHz clock frequency1

• ESD protection exceeds 2000 V HBM per JESD22-A114,

200 V MM per JESD22-A115, and 1000 V CDM per

JESD22-C101.

• Latch-up testing is done to JEDEC Standard JESD78 which

exceeds 100 mA.

• Package offerings: SO16 and TSSOP16

ORDERING INFORMATION

DESCRIPTION

TEMPERATURE RANGE

ORDER CODE

TOPSIDE MARK

DRAWING NUMBER

16-pin plastic SO

–40

°C to +85 °C

PCA9516AD

SOT109-1

16-pin plastic TSSOP

–40

°C to +85 °C

PCA9516APW

PA9516A

SOT403-1

Standard packing quantities and other packaging data is available at www.standardproducts.philips.com/packaging.

The maximum system operating frequency may be less than 400 kHz because of the delays added by the repeater.

PCA9516AD Datasheet(PDF) 2 Page - NXP Semiconductors

PCA9516AD Datasheet(HTML) 2 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13

Datasheet Download

Link URL