| Electronic Components Datasheet Search |
|
UPD75P0076CU Datasheet(PDF) 49 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
UPD75P0076CU Datasheet(HTML) 49 Page - Renesas Technology Corp |
|
49 / 64 page ![]() µPD75P0076 47 Data Sheet U10232EJ1V1DS DC PROGRAMMING CHARACTERISTICS (TA = 25 ± 5˚C, VDD = 6.0 ± 0.25 V, VPP = 12.5 ± 0.3 V, VSS = 0 V) Parameter Symbol Test conditions MIN. TYP. MAX. Unit Input voltage high VIH1 Except X1, X2 0.7VDD VDD V VIH2 X1, X2 VDD–0.5 VDD V Input voltage low VIL1 Except X1, X2 0 0.3VDD V VIL2 X1, X2 0 0.4 V Input leakage current ILI VIN = VIL or VIH 10 µA Output voltage high VOH IOH = –1 mA VDD–1.0 V Output voltage low VOL IOL = 1.6 mA 0.4 V\ VDD power supply current IDD 30 mA VPP power supply current IPP MD0 = VIL, MD1 = VIH 30 mA Cautions 1. Avoid exceeding +13.5 V for VPP including the overshoot. 2. VDD must be applied before VPP, and cut after VPP. AC PROGRAMMING CHARACTERISTICS (TA = 25 ± 5˚C, VDD = 6.0 ± 0.25 V, VPP = 12.5 ± 0.3 V, VSS = 0 V) Parameter Symbol Note 1 Test conditions MIN. TYP. MAX. Unit Address setup time Note 2 (to MD0 ↓)tAS tAS 2 µs MD1 setup time (to MD0 ↓)tM1S tOES 2 µs Data setup time (to MD0 ↓)tDS tDS 2 µs Address hold time Note 2 (from MD0 ↑)tAH tAH 2 µs Data hold time (from MD0 ↑)tDH tDH 2 µs MD0 ↑→data output float delay time tDF tDF 0 130 ns VPP setup time (to MD3 ↑)tVPS tVPS 2 µs VDD setup time (to MD3 ↑)tVDS tVCS 2 µs Initial program pulse width tPW tPW 0.95 1.0 1.05 ms Additional program pulse width tOPW tOPW 0.95 21.0 ms MD0 setup time (to MD1 ↑)tM0S tCES 2 µs MD0 ↓→data output delay time tDV tDV MD0 = MD1 = VIL 1 µs MD1 hold time (from MD0 ↑)tM1H tOEH tM1H + tM1R ≥ 50 µs2 µs MD1 recovery time (from MD0 ↓)tM1R tOR 2 µs Program counter reset time tPCR –10 µs X1 input high-/low-level width tXH, tXL –0.125 µs X1 input frequency fX –4.19 MHz Initial mode set time tI –2 µs MD3 setup time (to MD1 ↑)tM3S –2 µs MD3 hold time (from MD1 ↓)tM3H –2 µs MD3 setup time (to MD0 ↓)tM3SR – During program memory read 2 µs Address Note 2 →data output delay time tDAD tACC During program memory read 2 µs Address Note 2 →data output hold time tHAD tOH During program memory read 0 130 ns MD3 hold time (from MD0 ↑)tM3HR – During program memory read 2 µs MD3 ↓→data output float delay time tDFR – During program memory read 2 µs Notes 1. Corresponding symbol of µPD27C256A 2. The internal address signal is incremented by 1 at the rising edge of the fourth X1 input and is not connected to the pin. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |