| Electronic Components Datasheet Search |
|
MRF24J40T-I/ML Datasheet(PDF) 42 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MRF24J40T-I/ML Datasheet(HTML) 42 Page - Microchip Technology |
|
42 / 151 page ![]() MRF24J40 DS30009776E-page 42 Preliminary 2021 Microchip Technology Inc. REGISTER 2-33: FRMOFFSET: SUPERFRAME COUNTER OFFSET TO ALIGN BEACON REGISTER (ADDRESS: 0x23) R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 OFFSET7(1) OFFSET6(1) OFFSET5(1) OFFSET4(1) OFFSET3(1) OFFSET2(1) OFFSET1(1) OFFSET0(1) bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 7-0 OFFSET[7:0]: Superframe Counter Offset for Align Air Slot Boundary bits(1) For Beacon-Enabled mode device. Default value: 0x00. Recommended value: 0x15. Note 1: Refer to Section 3.8.1.6 “Configuring Beacon-Enabled Device” for more information. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |