| Electronic Components Datasheet Search |
|
AX88170L Datasheet(PDF) 7 Page - ASIX Electronics Corporation |
|
|
|||||||||||||||||||||||||||||
AX88170L Datasheet(HTML) 7 Page - ASIX Electronics Corporation |
|
7 / 39 page ![]() ASIX ELECTRONICS CORPORATION 7 CONFIDENTIAL AX88170 PRELIMINARY 2.0 Signal Description The following terms describe the AX88170 pin-out: All pin names with the “/” suffix are asserted low. The following abbreviations are used in following Tables. I Input PU Pull Up O Output PD Pull Down I/O Input/Output P Power Pin OD Open Drain 2.1 USB Bus Interface Signals Group SIGNAL TYPE PIN NO. DESCRIPTION D+ I/O 1 USB Data Plus Pin D- I/O 2 USB Data Minus Pin Tab – 1 USB bus interface signals group 2.2 EEPROM Signals Group SIGNAL TYPE PIN NO. DESCRIPTION EECS O 45 EEPROM Chip Select : EEPROM chip select signal. EECK O 46 EEPROM Clock : Signal connected to EEPROM clock pin. EEDI O 47 EEPROM Data In : Signal connected to EEPROM data input pin. EEDO I/PU 48 EEPROM Data Out : Signal connected to EEPROM data output pin. Tab – 2 EEPROM bus interface signals group 2.3a MII interface signals group (MAC mode) When /S_RMII=1 and /S_MAC=0 SIGNAL TYPE PIN NO. DESCRIPTION RXD[3:0] I/PU 29, 28 27, 26 Receive Data: RXD[3:0] is driven by the PHY synchronously with respect to RX_CLK. CRS I/PD 15 Carrier Sense: Asynchronous signal CRS is asserted by the PHY when either the transmit or receive medium is non-idle. RX_DV I/PD 32 Receive Data Valid: RX_DV is driven by the PHY synchronously with respect to RX_CLK. Asserted high when valid data is present on RXD [3:0]. RX_ER I/PD 31 Receive Error: RX_ER is driven by PHY and synchronous to RX_CLK, is asserted for one or more RX_CLK periods to indicate to the port that an error has detected. RX_CLK I/PU 24 Receive Clock: RX_CLK is a continuous clock that provides the timing reference for the transfer of the RX_DV,RXD[3:0] and RX_ER signals from the PHY to the MII port of the MAC. COL I/PD 13 Collision: this signal is driven by PHY when collision is detected. TX_EN O 22 Transmit Enable: TX_EN is transition synchronously with respect to the rising edge of TX_CLK. TX_EN indicates that the port is presenting |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |