| Electronic Components Datasheet Search |
|
AX88170L Datasheet(PDF) 8 Page - ASIX Electronics Corporation |
|
|
|||||||||||||||||||||||||||||
AX88170L Datasheet(HTML) 8 Page - ASIX Electronics Corporation |
|
8 / 39 page ![]() ASIX ELECTRONICS CORPORATION 8 CONFIDENTIAL AX88170 PRELIMINARY SIGNAL TYPE PIN NO. DESCRIPTION nibbles on TXD [3:0] for transmission. TXD[3:0] O 21, 20 19, 18 Transmit Data: TXD[3:0] is transition synchronously with respect to the rising edge of TX_CLK. For each TX_CLK period in which TX_EN is asserted ,TXD[3:0] are accepted for transmission by the PHY. TX_CLK I 16 Transmit Clock: TX_CLK is a continuous clock from PHY. It provides the timing reference for the transfer of the TX_EN and TXD[3:0] signals from the MII port to the PHY. MDC O 12 Station Management Data Clock: The timing reference for MDIO. All data transfers on MDIO are synchronized to the rising edge of this clock. MDC is a 2.5MHz frequency clock output. MDIO I/O/PU 14 Station Management Data Input/Output: Serial data input/output transfers from/to the PHYs. The transfer protocol conforms to the IEEE 802.3u MII specification. Tab – 3 MII interface signals group (MAC mode) 2.3b MII interface signals group (PHY mode) When /S_RMII=1 and /S_MAC=1 SIGNAL TYPE PIN NO. DESCRIPTION RXD[3:0] O 29, 28 27, 26 Receive Data: Basically RXD[3:0] is transformed from TXD[3:0] of MAC mode of MII interface. CRS O 15 Carrier Sense: Basically CRS is transformed from TX_EN of MAC mode of MII interface. RX_DV O 32 Receive Data Valid: Basically RX_DV is transformed from TX_EN of MAC mode of MII interface. RX_ER O 31 Receive Error: No used RX_CLK O 24 Receive Clock: Basically RX_CLK is sourced from internal 25MHz local clock. COL O 13 Collision: this signal is generated by internal logic when collision is detected. TX_EN I/PD 22 Transmit Enable: Basically TX_EN is simulation from RX_DV of MAC mode of MII interface. TXD[3:0] I/PU 21, 20 19, 18 Transmit Data: Basically TXD[3:0] is simulation from RXD[3:0] of MAC mode of MII interface. TX_CLK O 16 Transmit Clock: Basically TX_CLK is sourced from internal 25MHz local clock. Tab – 4 MII interface signals group (PHY mode) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |