AT83SND2CMP3B datasheet(122/241 Pages) ATMEL

122 / 241 page

122

4341F–MP3–03/06

AT8xC51SND2C/MP3B

16.12 Registers

Table 16-3.

USBCON Register

USBCON (S:BCh) – USB Global Control Register

Reset Value = 0000 0000b

543

210

USBE

SUSPCLK

SDRMWUP

UPRSM

RMWUPE

CONFG

FADDEN

Bit Number

Bit

Mnemonic

Description

7USBE

USB Enable Bit

Set this bit to enable the USB controller.

Clear this bit to disable and reset the USB controller, to disable the USB transceiver an

to disable the USB controllor clock inputs.

6SUSPCLK

Suspend USB Clock Bit

Set to disable the 48 MHz clock input (Resume Detection is still active).

Clear to enable the 48 MHz clock input.

SDRMWUP

Send Remote Wake-Up Bit

Set to force an external interrupt on the USB controller for Remote Wake UP purpose.

An upstream resume is send only if the bit RMWUPE is set, all USB clocks are enabled

AND the USB bus was in SUSPEND state for at least 5 ms. See UPRSM below.

Cleared by software.

Reserved

The value read from this bit is always 0. Do not set this bit.

UPRSM

Upstream Resume Bit (read only)

Set by hardware when SDRMWUP has been set and if RMWUPE is enabled.

Cleared by hardware after the upstream resume has been sent.

2RMWUPE

Remote Wake-Up Enable Bit

Set to enabled request an upstream resume signaling to the host.

Clear after the upstream resume has been indicated by RSMINPR.

Note: Do not set this bit if the host has not set the DEVICE_REMOTE_WAKEUP feature

for the device.

1CONFG

Configuration Bit

This bit should be set by the device firmware after a SET_CONFIGURATION request

with a non-zero value has been correctly processed.

It should be cleared by the device firmware when a SET_CONFIGURATION request

with a zero value is received. It is cleared by hardware on hardware reset or when an

USB reset is detected on the bus (SE0 state for at least 32 Full Speed bit times: typically

2.7

μs).

FADDEN

Function Address Enable Bit

This bit should be set by the device firmware after a successful status phase of a

SET_ADDRESS transaction.

It should not be cleared afterwards by the device firmware. It is cleared by hardware on

hardware reset or when an USB reset is received (see above). When this bit is cleared,

the default function address is used (0).

AT83SND2CMP3B Datasheet(PDF) 122 Page - ATMEL Corporation

AT83SND2CMP3B Datasheet(HTML) 122 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL