AT83SND2CMP3B datasheet(181/241 Pages) ATMEL

181 / 241 page

181

4341F–MP3–03/06

AT8xC51SND2C/MP3B

21. Two-wire Interface (TWI) Controller

The AT8xC51SND2C implements a TWI controller supporting the four standard master and

slave modes with multimaster capability. Thus, it allows connection of slave devices like LCD

controller, audio DAC, etc., but also external master controlling where the AT8xC51SND2C is

used as a peripheral of a host.

The TWI bus is a bi-directional TWI serial communication standard. It is designed primarily for

simple but efficient integrated circuit control. The system is comprised of 2 lines, SCL (Serial

Clock) and SDA (Serial Data) that carry information between the ICs connected to them. The

serial data transfer is limited to 100 Kbit/s in low speed mode, however, some higher bit rates

can be achieved depending on the oscillator frequency. Various communication configurations

can be designed using this bus. Figure 21-1 shows a typical TWI bus configuration using the

AT8xC51SND2C in master and slave modes. All the devices connected to the bus can be mas-

ter and slave.

Figure 21-1. Typical TWI Bus Configuration

21.1

Description

The CPU interfaces to the TWI logic via the following four 8-bit special function registers: the

Synchronous Serial Control register (SSCON SFR, see Table 21-9), the Synchronous Serial

Data register (SSDAT SFR, see Table 21-11), the Synchronous Serial Status register (SSSTA

SFR, see Table 21-10) and the Synchronous Serial Address register (SSADR SFR, see

Table 21-12).

SSCON is used to enable the controller, to program the bit rate (see Table 21-9), to enable slave

modes, to acknowledge or not a received data, to send a START or a STOP condition on the

TWI bus, and to acknowledge a serial interrupt. A hardware reset disables the TWI controller.

SSSTA contains a status code which reflects the status of the TWI logic and the TWI bus. The

three least significant bits are always zero. The five most significant bits contains the status

code. There are 26 possible status codes. When SSSTA contains F8h, no relevant state infor-

mation is available and no serial interrupt is requested. A valid status code is available in SSSTA

after SSI is set by hardware and is still present until SSI has been reset by software. Table 21-2

to Table 21-6 give the status for both master and slave modes and miscellaneous states.

SSDAT contains a Byte of serial data to be transmitted or a Byte which has just been received. It

is addressable while it is not in process of shifting a Byte. This occurs when TWI logic is in a

defined state and the serial interrupt flag is set. Data in SSDAT remains stable as long as SSI is

set. While data is being shifted out, data on the bus is simultaneously shifted in; SSDAT always

contains the last Byte present on the bus.

SSADR may be loaded with the 7 - bit slave address (7 most significant bits) to which the con-

troller will respond when programmed as a slave transmitter or receiver. The LSB is used to

enable general call address (00h) recognition.

Figure 21-2 shows how a data transfer is accomplished on the TWI bus.

AT8xC51SND2C

Master/Slave

LCD

Display

Audio

DAC

SCL

SDA

HOST

Microprocessor

SCL

SDA

AT83SND2CMP3B Datasheet(PDF) 181 Page - ATMEL Corporation

AT83SND2CMP3B Datasheet(HTML) 181 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL