Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

TVP7002PZP Datasheet(PDF) 2 Page - Texas Instruments

Click here to check the latest version.
Part # TVP7002PZP
Description  TRIPLE 8-/10-BIT 165-/110-MSPS, VIDEO AND GRAPHICS DIGITIZER WITH HORIZONTAL PLL
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TVP7002PZP Datasheet(HTML) 2 Page - Texas Instruments

  TVP7002PZP Datasheet HTML 1Page - Texas Instruments TVP7002PZP Datasheet HTML 2Page - Texas Instruments TVP7002PZP Datasheet HTML 3Page - Texas Instruments TVP7002PZP Datasheet HTML 4Page - Texas Instruments TVP7002PZP Datasheet HTML 5Page - Texas Instruments TVP7002PZP Datasheet HTML 6Page - Texas Instruments TVP7002PZP Datasheet HTML 7Page - Texas Instruments TVP7002PZP Datasheet HTML 8Page - Texas Instruments TVP7002PZP Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 52 page
background image
www.ti.com
DESCRIPTION
TVP7002
SLES206 – MAY 2007
TVP7002 is a complete solution for digitizing video and graphic signals in RGB or YPbPr color spaces. The
device supports pixel rates up to 165 MHz. Therefore, it can be used for PC graphics digitizing up to the VESA
standard of UXGA (1600
× 1200) resolution at 60-Hz screen refresh rate, and in video environments for the
digitizing of digital TV formats, including HDTV up to 1080p.
The TVP7002 is powered from 3.3-V and 1.9-V supply and integrates a triple high-performance analog-to-digital
(A/D) converter with clamping functions and variable gain, independently programmable for each channel. The
clamp timing window is provided by an external pulse or can be generated internally. The TVP7002 includes
analog slicing circuitry on the SOG inputs to support sync-on-luminance or sync-on-green extraction. In addition,
TVP7002 can extract discrete HSYNC and VSYNC from composite sync using a sync slicer.
TVP7002 also contains a complete horizontal PLL block to generate a pixel clock from the HSYNC input. Pixel
clock output frequencies range from 12 MHz to 165 MHz.
All programming of the part is done via an industry-standard I2C interface, which supports both reading and
writing of register settings. The TVP7002 is available in a space-saving 100-pin TQFP PowerPAD package.
ORDERING INFORMATION
PACKAGED DEVICES
TA
PACKAGE OPTION
100-PIN PLASTIC FLATPACK PowerPAD™
TVP7002PZP
Tray
0
°C to 70°C
TVP7002PZPR
Reel
2
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com