TVP7002PZP datasheet(21/52 Pages) TI

Part #	TVP7002PZP

Description	TRIPLE 8-/10-BIT 165-/110-MSPS, VIDEO AND GRAPHICS DIGITIZER WITH HORIZONTAL PLL

PDF	52 Pages

Scroll/Zoom	100%

Manufacturer	TI [Texas Instruments]

Direct Link	http://www.ti.com

Logo

21 / 52 page

www.ti.com

Timing

RGBin

HSYNC

DATACLK

RGBout

...

P10

P11

P12

HSOUT

Programmable Width

NPD clocks latency

HSOUT Programmable Start

4:4:4 RGB/YCbCr Output Timing. Npd = 18 clock cycles. HSOUT start is programmable in register 21h.

RGBin

HSYNC

DATACLK

Gout

...

P10

P11

P12

HSOUT

Programmable Width

NPD clocks latency

Bout

HSOUT Programmable Start

4:2:2 YCbCr Output Timing. Npd = 39 clock cycles. HSOUT start is programmable in register 21h.

TVP7002

SLES206 – MAY 2007

The TVP7002 supports RGB/YCbCr 4:4:4 and YCbCr 4:2:2 modes. Output timing is shown in Figure 6. All

timing diagrams are shown for operation with internal PLL clock at phase 0 and HSOUT Output Start = 0. For

the 4:2:2 mode, CbCr data output is on the BOUT[9:0] output port.

Figure 6. Output Timing Diagram

Submit Documentation Feedback

TVP7002PZP Datasheet(PDF) 21 Page - Texas Instruments