TDA9855 datasheet(18/52 Pages) PHILIPS

18 / 52 page

1997 Nov 04

Philips Semiconductors

Product speciﬁcation

I2C-bus controlled BTSC stereo/SAP

decoder and audio processor

TDA9855

AUTOMATIC VOLUME LEVEL CONTROL (AVL)

input impedance

8.8

11.0

13.2

Ω

Vi(rms)

maximum input voltage

(RMS value)

THD < 0.2%

−−

gain, maximum boost

maximum attenuation

Gstep

equivalent step width between

the input stages

(soft switching system)

−

1.5

−

Vi(rms)

input level at maximum boost

(RMS value)

see Fig.4

−

0.1

−

input level at maximum

attenuation (RMS value)

see Fig.4

−

1.125

−

Vo(rms)

output level in AVL operation

(RMS value)

see Fig.4

160

200

250

VDC(OFF)

DC offset between different

gain steps

voltage at pin CAV

6.50 to 6.33 V or

6.33 to 6.11 V or

6.11 to 5.33 V or

5.33 to 2.60 V; note 6

−−

6mV

Ratt

discharge resistors for attack

time constant

AT1 = 0; AT2 = 0; note 7

340

420

520

Ω

AT1 = 1; AT2 = 0; note 7

590

730

910

Ω

AT1 = 0; AT2 = 1; note 7

0.96

1.2

1.5

Ω

AT1 = 1; AT2 = 1; note 7

1.7

2.1

2.6

Ω

Idec

charge current for decay time

normal mode; CCD = 0; note 8 1.6

2.0

2.4

µA

EFFECT CONTROLS

αspat1

anti-phase crosstalk by spatial

effect

−

spat2

−

phase shift by pseudo-stereo

see Fig.5

−−

VOLUME TONE CONTROL PART (INPUT PINS VIL AND VIR TO PINS OUTX AND OUTS)

volume input impedance

8.0

10.0

12.0

Ω

output impedance

−

120

Ω

output load resistance (AC)

−−

Ω

output load capacitance

−−

2.5

Vi(rms)

maximum input voltage

(RMS value)

THD < 0.5%

2.0

2.15

−

Vno

noise output voltage

CCIR 468-2 weighted;

quasi peak

Gc =16dB

−

110

220

µV

Gc =0dB

−

µV

mute position

−

−µV

SYMBOL

PARAMETER

CONDITIONS

MIN.

TYP.

MAX.

UNIT

TDA9855 Datasheet(PDF) 18 Page - NXP Semiconductors

TDA9855 Datasheet(HTML) 18 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

Datasheet Download

Link URL