TDA9855 datasheet(21/52 Pages) PHILIPS

21 / 52 page

1997 Nov 04

Philips Semiconductors

Product speciﬁcation

I2C-bus controlled BTSC stereo/SAP

decoder and audio processor

TDA9855

Notes to the characteristics

1. The oscillator is designed to operate together with a MURATA resonator CSB503F58 for TDA9855. Change of the

resonator supplier is possible, but the resonator speciﬁcation must be close to CSB503F58 for TDA9855.

2. The internal SAP carrier level is determined by the composite input level and the level adjustment gain.

3. Select in to input line control.

4. Crosstalk:

5. The transmission contains:

a) Total initialization with MAD and SAD for volume and 11 DATA words, see also definition of characteristics

b) Clock frequency = 50 kHz

c) Repetition burst rate = 400 Hz

d) Maximum bus signal amplitude = 5 V (p-p).

6. The listed pin voltage corresponds with typical gain steps of +6 dB, +3 dB, 0 dB,

−6 dB and −15 dB.

7. Attack time constant = CAV × Ratt.

Example: CAV = 4.7 µF; Idec =2 µA; Gv1 = −9 dB; Gv2 =+6dB → decay time results in 4.14 s.

9. When reset is active the GMU-bit (general mute) and the LMU-bit (LINE OUT mute) is set and the I2C-bus receiver

is in the reset position.

10. The AC characteristics are in accordance with the I2C-bus specification. The maximum clock frequency is 100 kHz.

Information about the I2C-bus can be found in the brochure

“The I2C-bus and how to use it”

(order number 9398 393 40011).

20 log

bus(p-p)

o(rms)

---------------------

Decay time

0.76 V

–

-------------

–

-------------

–







dec

-----------------------------------------------------------------------------------

TDA9855 Datasheet(PDF) 21 Page - NXP Semiconductors

TDA9855 Datasheet(HTML) 21 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

Datasheet Download

Link URL