Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PIC18F4685-I/SP Datasheet(PDF) 446 Page - Microchip Technology

Part # PIC18F4685-I/SP
Description  28/40/44-Pin Enhanced Flash Microcontrollers with ECAN Technology, 10-Bit A/D and nanoWatt Technology
PDF  484 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18F4685-I/SP Datasheet(HTML) 446 Page - Microchip Technology

Back Button PIC18F4685-I/SP Datasheet HTML 442Page - Microchip Technology PIC18F4685-I/SP Datasheet HTML 443Page - Microchip Technology PIC18F4685-I/SP Datasheet HTML 444Page - Microchip Technology PIC18F4685-I/SP Datasheet HTML 445Page - Microchip Technology PIC18F4685-I/SP Datasheet HTML 446Page - Microchip Technology PIC18F4685-I/SP Datasheet HTML 447Page - Microchip Technology PIC18F4685-I/SP Datasheet HTML 448Page - Microchip Technology PIC18F4685-I/SP Datasheet HTML 449Page - Microchip Technology PIC18F4685-I/SP Datasheet HTML 450Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 446 / 484 page
background image
PIC18F2682/2685/4682/4685
DS39761B-page 444
Preliminary
© 2007 Microchip Technology Inc.
FIGURE 27-14:
EXAMPLE SPI SLAVE MODE TIMING (CKE = 0)
TABLE 27-16: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING, CKE = 0)
Param
No.
Symbol
Characteristic
Min
Max Units Conditions
70
TSSL2SCH,
TSSL2SCL
SS
↓ to SCK ↓ or SCK ↑ Input
TCY
—ns
71
TSCH
SCK Input High Time
Continuous
1.25 TCY + 30
—
ns
71A
Single Byte
40
—
ns
(Note 1)
72
TSCL
SCK Input Low Time
Continuous
1.25 TCY + 30
—
ns
72A
Single Byte
40
—
ns
(Note 1)
73
TDIV2SCH,
TDIV2SCL
Setup Time of SDI Data Input to SCK Edge
100
—
ns
73A
TB2B
Last Clock Edge of Byte1 to the First Clock Edge of Byte 2 1.5 TCY + 40
—
ns
(Note 2)
74
TSCH2DIL,
TSCL2DIL
Hold Time of SDI Data Input to SCK Edge
100
—
ns
75
TDOR
SDO Data Output Rise Time
PIC18FXXXX
—
25
ns
PIC18LFXXXX
—
45
ns
VDD = 2.0V
76
TDOF
SDO Data Output Fall Time
—
25
ns
77
TSSH2DOZSS
↑ to SDO Output High-Impedance
10
50
ns
80
TSCH2DOV,
TSCL2DOV
SDO Data Output Valid after SCK Edge PIC18FXXXX
—
50
ns
PIC18LFXXXX
—
100
ns
VDD = 2.0V
83
TscH2ssH,
TscL2ssH
SS
↑ after SCK Edge
1.5 TCY + 40
—
ns
Note 1:
Requires the use of parameter 73A.
2:
Only if parameter 71A and 72A are used.
SS
SCK
(CKP = 0)
SCK
(CKP = 1)
SDO
SDI
70
71
72
73
74
75, 76
77
78
79
80
79
78
MSb
LSb
bit 6 - - - - - -1
bit 6 - - - -1
LSb In
83
Note:
Refer to Figure 27-4 for load conditions.
MSb In



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com