Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

DSPIC30F3010AT-20E/ML Datasheet(PDF) 81 Page - Microchip Technology

Part # DSPIC30F3010AT-20E/ML
Description  High-Performance, 16-Bit Digital Signal Controllers
PDF  220 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

DSPIC30F3010AT-20E/ML Datasheet(HTML) 81 Page - Microchip Technology

Back Button DSPIC30F3010AT-20E/ML Datasheet HTML 77Page - Microchip Technology DSPIC30F3010AT-20E/ML Datasheet HTML 78Page - Microchip Technology DSPIC30F3010AT-20E/ML Datasheet HTML 79Page - Microchip Technology DSPIC30F3010AT-20E/ML Datasheet HTML 80Page - Microchip Technology DSPIC30F3010AT-20E/ML Datasheet HTML 81Page - Microchip Technology DSPIC30F3010AT-20E/ML Datasheet HTML 82Page - Microchip Technology DSPIC30F3010AT-20E/ML Datasheet HTML 83Page - Microchip Technology DSPIC30F3010AT-20E/ML Datasheet HTML 84Page - Microchip Technology DSPIC30F3010AT-20E/ML Datasheet HTML 85Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 81 / 220 page
background image
© 2007 Microchip Technology Inc.
Confidential
DS70141D-page 79
dsPIC30F3010/3011
12.2.2
INPUT CAPTURE IN CPU IDLE
MODE
CPU Idle mode allows input capture module operation
with full functionality. In the CPU Idle mode, the interrupt
mode selected by the ICI<1:0> bits are applicable, as
well as the 4:1 and 16:1 capture prescale settings,
which are defined by control bits ICM<2:0>. This mode
requires the selected timer to be enabled. Moreover, the
ICSIDL bit must be asserted to a logic ‘0’.
If the input capture module is defined as ICM<2:0> = 111
in CPU Idle mode, the input capture pin will serve only as
an external interrupt pin.
12.3
Input Capture Interrupts
The input capture channels have the ability to generate
an interrupt, based upon the selected number of
capture events. The selection number is set by control
bits ICI<1:0> (ICxCON<6:5>).
Each channel provides an interrupt flag (ICxIF) bit. The
respective capture channel interrupt flag is located in
the corresponding IFSx status register.
Enabling an interrupt is accomplished via the respec-
tive capture channel interrupt enable (ICxIE) bit. The
Capture Interrupt Enable bit is
located in the
corresponding IEC control register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com