Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

STAC9271 Datasheet(PDF) 44 Page - Integrated Device Technology

Part # STAC9271
Description  10-CHANNEL HIGH DEFINITION AUDIO CODEC
PDF  223 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

STAC9271 Datasheet(HTML) 44 Page - Integrated Device Technology

Back Button STAC9271 Datasheet HTML 40Page - Integrated Device Technology STAC9271 Datasheet HTML 41Page - Integrated Device Technology STAC9271 Datasheet HTML 42Page - Integrated Device Technology STAC9271 Datasheet HTML 43Page - Integrated Device Technology STAC9271 Datasheet HTML 44Page - Integrated Device Technology STAC9271 Datasheet HTML 45Page - Integrated Device Technology STAC9271 Datasheet HTML 46Page - Integrated Device Technology STAC9271 Datasheet HTML 47Page - Integrated Device Technology STAC9271 Datasheet HTML 48Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 223 page
background image
STAC9271/9272/9273/9274
10-CHANNEL HIGH DEFINITION AUDIO CODEC
PC AUDIO
IDT™
10-CHANNEL HIGH DEFINITION AUDIO CODEC
44
STAC9271/9272/9273/9274 V 1.0 MARCH2007
IDT CONFIDENTIAL
6.2.15. AFG GPIODir
Table 41. AFG GPIOEn
Command Response Format
Bit
Bitfield Name
RW
Reset
Description
[31.:5]
Rsvd
R
0x0
Reserved
[4]
Mask4
RW
0x0
Enable for GPIO4:
0= pin is disabled (Hi-Z state);
1= pin is enabled; behavior determined by
GPIO Direction control
[3]
Mask3
RW
0x0
Enable for GPIO3:
0= pin is disabled (Hi-Z state);
1= pin is enabled; behavior determined by
GPIO Direction control
[2]
Mask2
RW
0x0
Enable for GPIO2:
0= pin is disabled (Hi-Z state);
1= pin is enabled; behavior determined by
GPIO Direction control
[1]
Mask1
RW
0x0
Enable for GPIO1:
0= pin is disabled (Hi-Z state);
1= pin is enabled; behavior determined by
GPIO Direction control
[0]
Mask0
RW
0x0
Enable for GPIO0:
0= pin is disabled (Hi-Z state);
1= pin is enabled; behavior determined by
GPIO Direction control
Table 42. AFG GPIODir
Command Verb Format
Verb ID
Payload
Response
Get
F17
00
See bitfield table.
Set1
717
See bits [7:0] of bitfield table.
0000_0000h
Table 43. AFG GPIODir
Command Response Format
Bit
Bitfield Name
RW
Reset
Description
[31.:5]
Rsvd
R
0x0
Reserved
[4]
Control4
RW
0x0
Direction control for GPIO4
0= GPIO signal is configured as input
1= GPIO signal is configured as output



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com