Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

TMS320DM6437 Datasheet(PDF) 33 Page - Texas Instruments

Click here to check the latest version.
Part # TMS320DM6437
Description  Digital Media Processor
PDF  309 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320DM6437 Datasheet(HTML) 33 Page - Texas Instruments

Back Button TMS320DM6437 Datasheet HTML 29Page - Texas Instruments TMS320DM6437 Datasheet HTML 30Page - Texas Instruments TMS320DM6437 Datasheet HTML 31Page - Texas Instruments TMS320DM6437 Datasheet HTML 32Page - Texas Instruments TMS320DM6437 Datasheet HTML 33Page - Texas Instruments TMS320DM6437 Datasheet HTML 34Page - Texas Instruments TMS320DM6437 Datasheet HTML 35Page - Texas Instruments TMS320DM6437 Datasheet HTML 36Page - Texas Instruments TMS320DM6437 Datasheet HTML 37Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 309 page
background image
www.ti.com
TMS320DM6437
Digital Media Processor
SPRS345B – NOVEMBER 2006 – REVISED MARCH 2007
Table 2-10. EMIFA Terminal Functions (EMIFA Pinout Mode 1, AEM[2:0] = 001)
SIGNAL
TYPE(1)
OTHER(2)(3)
DESCRIPTION
ZWT
ZDU
NAME
NO.
NO.
EMIFA FUNCTIONAL PINS: 8-Bit ASYNC/NOR (EMIFA Pinout Mode 1, AEM[2:0] = 001)
Actual pin functions are determined by the PINMUX0 and PINMUX1 register bit settings (e.g., PCIEN, AEAW[2:0], AEM[2:0], etc.). For
more details, see Section 3.7, Multiplexed Pin Configurations.
This pin is multiplexed between VPBE (VENC), EMIFA, and GPIO.
For EMIFA, this pin is Chip Select 2 output EM_CS2 for use with
asynchronous memories (i.e., NOR flash).
G0/EM_CS2/
IPD
This is the chip select for the default boot and ROM boot modes.
C19
C22
I/O/Z
GP[12]
DVDD33
Note: This pin features an internal pulldown (IPD). If this pin is
connected and used as an EMIFA chip select signal, for proper device
operation, an external pullup resistor must be used to ensure the
EM_CSx function defaults to an inactive (high) state.
This pin is multiplexed between VPBE (VENC), EMIFA, and GPIO.
For EMIFA, this pin is Chip Select 3 output EM_CS3 for use with
asynchronous memories (i.e., NOR flash).
LCD_OE/EM_CS3/
IPD
C18
D22
I/O/Z
GP[13]
DVDD33
Note: This pin features an internal pulldown (IPD). If this pin is
connected and used as an EMIFA chip select signal, for proper device
operation, an external pullup resistor must be used to ensure the
EM_CSx function defaults to an inactive (high) state.
This pin is multiplexed between VPBE (VENC), EMIFA, and GPIO.
For EMIFA, it is Chip Select 4 output EM_CS4 for use with
asynchronous memories (i.e., NOR flash).
VSYNC/EM_CS4/
IPD
E19
H22
I/O/Z
GP[32]
DVDD33
Note: This pin features an internal pulldown (IPD). If this pin is
connected and used as an EMIFA chip select signal, for proper device
operation, an external pullup resistor must be used to ensure the
EM_CSx function defaults to an inactive (high) state.
This pin is multiplexed between VPBE (VENC), EMIFA, and GPIO.
For EMIFA, it is Chip Select 5 output EM_CS5 for use with
asynchronous memories (i.e., NOR flash).
HSYNC/EM_CS5/
IPD
F19
J22
I/O/Z
GP[33]
DVDD33
Note: This pin features an internal pulldown (IPD). If this pin is
connected and used as an EMIFA chip select signal, for proper device
operation, an external pullup resistor must be used to ensure the
EM_CSx function defaults to an inactive (high) state.
This pin is multiplexed between VPFE (CCDC), EMIFA, and GPIO.
C_WE/EM_R/W/
IPD
D13
C17
I/O/Z
GP[35]
DVDD33
For EMIFA, it is read/write output EM_R/W.
EM_WAIT/
IPU
For EMIFA (ASYNC/NOR), this pin is wait state extension input
E15
D20
I/O/Z
(RDY/BSY)
DVDD33
EM_WAIT.
IPU
EM_OE
D15
D19
I/O/Z
For EMIFA, it is output enable output EM_OE.
DVDD33
IPU
EM_WE
E14
C19
I/O/Z
For EMIFA, it is write enable output EM_WE.
DVDD33
This pin is multiplexed between VPBE (VENC), EMIFA, and GPIO.
R2/EM_BA[0]/
IPD
For EMIFA, this is the Bank Address 0 output (EM_BA[0]). When
C17
E20
I/O/Z
GP[6]/(AEM1)
DVDD33
connected to an 8-bit asynchronous memory, this pin is the lowest
order bit of the byte address.
This pin is multiplexed between VPBE (VENC), EMIFA, and GPIO.
B2/EM_BA[1]/
IPD
For EMIFA, this is the Bank Address 1 output EM_BA[1]. When
C16
C20
I/O/Z
GP[5]/(AEM0)
DVDD33
connected to an 8-bit asynchronous memory, this pin is the 2nd bit of
the address.
(1)
I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal
(2)
IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external
pullup/pulldown resistors are required, see Section 3.9.1, Pullup/Pulldown Resistors.
(3)
Specifies the operating I/O supply voltage for each signal
Submit Documentation Feedback
Device Overview
33



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com