UPSD3422 datasheet(157/293 Pages) STMICROELECTRONICS

157 / 293 page

uPSD34xx

USB interface

157/293

●

USB IN FIFO Interrupt Enable Register (UIE1)

When an endpoint’s IN FIFO has been successfully sent to the host with an IN

transaction, the FIFO becomes empty. The UIE1 register is used to enable each

endpoint’s IN FIFO interrupt (Table 73).

●

USB OUT FIFO Interrupt Enable Register (UIE1)

When an endpoint’s OUT FIFO has been filled by an OUT transaction from the host,

the FIFO becomes full. The UIE2 register is used to enable each endpoint’s OUT FIFO

interrupt (Table 74).

Table 73.

USB IN FIFO interrupt enable register (UIE1 0E5h, reset value 00h)

Table 74.

USB OUT FIFO interrupt enable register (UIE2 0E6h, Reset Value 00h)

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

–

IN4IE

IN3IE

IN2IE

IN1IE

IN0IE

Bit

Symbol

R/W

Definition

–

Reserved

–

Reserved

–

Reserved

IN4IE

R/W

Enable Endpoint 4 IN FIFO interrupt

IN3IE

R/W

Enable Endpoint 3 IN FIFO interrupt

IN2IE

R/W

Enable Endpoint 2 IN FIFO interrupt

IN1IE

R/W

Enable Endpoint 1 IN FIFO interrupt

IN0IE

R/W

Enable Endpoint 0 IN FIFO interrupt

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

–

OUT4IE

OUT3IE

OUT2IE

OUT1IE

OUT0IE

Bit

Symbol

R/W

Definition

7–

–

Reserved

6–

–

Reserved

5–

–

Reserved

OUT4IE

R/W

Enable Endpoint 4 OUT FIFO interrupt

OUT3IE

R/W

Enable Endpoint 3 OUT FIFO interrupt

OUT2IE

R/W

Enable Endpoint 2 OUT FIFO interrupt

OUT1IE

R/W

Enable Endpoint 1 OUT FIFO interrupt

OUT0IE

R/W

Enable Endpoint 0 OUT FIFO interrupt

UPSD3422 Datasheet(PDF) 157 Page - STMicroelectronics

UPSD3422 Datasheet(HTML) 157 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL