Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

UPSD3422 Datasheet(PDF) 160 Page - STMicroelectronics

Part # UPSD3422
Description  Turbo Plus Series Fast Turbo 8032 MCU with USB and Programmable Logic
PDF  293 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UPSD3422 Datasheet(HTML) 160 Page - STMicroelectronics

Back Button UPSD3422 Datasheet HTML 156Page - STMicroelectronics UPSD3422 Datasheet HTML 157Page - STMicroelectronics UPSD3422 Datasheet HTML 158Page - STMicroelectronics UPSD3422 Datasheet HTML 159Page - STMicroelectronics UPSD3422 Datasheet HTML 160Page - STMicroelectronics UPSD3422 Datasheet HTML 161Page - STMicroelectronics UPSD3422 Datasheet HTML 162Page - STMicroelectronics UPSD3422 Datasheet HTML 163Page - STMicroelectronics UPSD3422 Datasheet HTML 164Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 160 / 293 page
background image
USB interface
uPSD34xx
160/293
●
USB IN FIFO Interrupt Flag (UIF1)
The USB IN FIFO Interrupt Flag register (see Table 77) contains flags that indicate
when an IN Endpoint FIFO that was full becomes empty. Once set, firmware must
clear the flag by writing a '0' to the appropriate bit. When FIFOs are paired, only the
odd numbered FIFO Interrupt flags are active.
Table 77.
USB IN FIFO interrupt flag (UIF1 0E9h, reset value 00h)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
–
–
–
IN4F
IN3F
IN2F
IN1F
IN0F
Bit
Symbol
R/W
Definition
7
–
–
Reserved
6
–
–
Reserved
5
–
–
Reserved
4IN4F
R/W
Endpoint 4 IN FIFO Interrupt flag
This bit is set when the FIFO status changes from full to empty.
3IN3F
R/W
Endpoint 3 IN FIFO Interrupt flag
This bit is set when the FIFO status changes from full to empty.
2IN2F
R/W
Endpoint 2 IN FIFO Interrupt flag
This bit is set when the FIFO status changes from full to empty.
1IN1F
R/W
Endpoint 1 IN FIFO Interrupt flag
This bit is set when the FIFO status changes from full to empty.
0IN0F
R/W
Endpoint 0 IN FIFO Interrupt flag
This bit is set when the FIFO status changes from full to empty.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com