Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

UPSD3422EB40U6 Datasheet(PDF) 272 Page - STMicroelectronics

Part # UPSD3422EB40U6
Description  Turbo Plus Series Fast Turbo 8032 MCU with USB and Programmable Logic
PDF  293 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UPSD3422EB40U6 Datasheet(HTML) 272 Page - STMicroelectronics

Back Button UPSD3422EB40U6 Datasheet HTML 268Page - STMicroelectronics UPSD3422EB40U6 Datasheet HTML 269Page - STMicroelectronics UPSD3422EB40U6 Datasheet HTML 270Page - STMicroelectronics UPSD3422EB40U6 Datasheet HTML 271Page - STMicroelectronics UPSD3422EB40U6 Datasheet HTML 272Page - STMicroelectronics UPSD3422EB40U6 Datasheet HTML 273Page - STMicroelectronics UPSD3422EB40U6 Datasheet HTML 274Page - STMicroelectronics UPSD3422EB40U6 Datasheet HTML 275Page - STMicroelectronics UPSD3422EB40U6 Datasheet HTML 276Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 272 / 293 page
background image
DC and AC parameters
uPSD34xx
272/293
Table 164.
USB transceiver specification
Note:
1
Temperature range = –45°C to 85°C.
2
This value includes an external resistor of 24
Ω ±1%.
Figure 101. Input to output disable / enable
Table 165.
CPLD combinatorial timing (5V PSD module)
Symbol
Parameter
Test Conditions(1)
Min.
Typ.
Max.
Unit
UVOH
High Output Voltage
VDD = 3.3V; IOUT =
2.2mA
3–
V
UVOL
Low Output Voltage
VDD = 3.3V; IOUT =
2.2mA
–0.25
V
UVIH
High Input Voltage
VDD = 3.6V
2
–
V
UVIL
Low Input Voltage
VDD = 3.6V
0.8
V
RDH
Output Impedance (high
state)
Note 2
28
43
Ω
RDL
Output Impedance (low
state)
Note 2
28
43
Ω
IL
Input Leakage Current
VDD = 3.6V
±0.1
±5
µA
IOZ
3-state Output OFF
State Current
VI = VIH or VIL
±10
µA
VCR
Crossover Point
1.3
2
V
tRISE
Rise Time
4
20
ns
tFALL
Fall Time
4
20
ns
Symbol
Parameter
Conditions
Min
Max
PT
Aloc
Turbo
Off
Slew
rate(1)
Unit
tPD
(2)
CPLD Input Pin/Feedback
to CPLD Combinatorial
Output
20
+ 2
+ 10
– 2
ns
tEA
CPLD Input to CPLD
Output Enable
21
+ 10
– 2
ns
tER
CPLD Input to CPLD
Output Disable
21
+ 10
– 2
ns
tARP
CPLD Register Clear or
Preset Delay
21
+ 10
– 2
ns
tER
tEA
INPUT
INPUT TO
OUTPUT
ENABLE/DISABLE
AI02863



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com