Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

TMP88CS38FG Datasheet(PDF) 92 Page - Toshiba Semiconductor

Part # TMP88CS38FG
Description  8-bit single chip microcomputer
PDF  226 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMP88CS38FG Datasheet(HTML) 92 Page - Toshiba Semiconductor

Back Button TMP88CS38FG Datasheet HTML 88Page - Toshiba Semiconductor TMP88CS38FG Datasheet HTML 89Page - Toshiba Semiconductor TMP88CS38FG Datasheet HTML 90Page - Toshiba Semiconductor TMP88CS38FG Datasheet HTML 91Page - Toshiba Semiconductor TMP88CS38FG Datasheet HTML 92Page - Toshiba Semiconductor TMP88CS38FG Datasheet HTML 93Page - Toshiba Semiconductor TMP88CS38FG Datasheet HTML 94Page - Toshiba Semiconductor TMP88CS38FG Datasheet HTML 95Page - Toshiba Semiconductor TMP88CS38FG Datasheet HTML 96Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 92 / 226 page
background image
TMP88CS38/CM38A/CP38A
2007-09-12
88CS38-92
(3) Serial clock
a. Clock source
The SCK (Bits 2 to 0 in SBICRA) is used to select a maximum transfer
frequency output from the SCL pin in the master mode. Set a communication
baud rate that meets the I2C bus specification, such as the shortest pulse width of
tLOW, based on the equations shown below.
Four or more machine cycles are required for both high and low levels of pulse
width in the external clock which is input from SCL pin.
Note:
Since the I
2C of TMP88CS38 AND TMP88CM38A/CP38A can not be used as
the Fast mode and the High Speed mode, do not set SCK as the frequency
that is over 100 kHz.
This I
2C bus circuit does not support high-speed mode, it supports standard mode only.
Set the baud rates, which have been calculated according to the formula below, to meet
the specifications of the I2C bus, such as the smallest pulse width of tLOW,
Figure 2.9.7 Clock Source
b. Clock synchronization
In the I2C bus mode, in order to drive a bus with a wired AND, a master device
which pulls down a clock pulse to low will, in the first place, invalidate a clock
pulse of another master device which generates a high-level clock pulse.
The serial bus interface circuit has a clock synchronization function. This
function ensures normal transfer even if there are two or more masters on the
same bus.
The example explains clock synchronization procedures when two masters
simultaneously exist on a bus.
Figure 2.9.8 Clock Synchronization
1/fscl
tLOW = 2
n/fc
tHIGH = 2
n/fc
+ 8/fc
fscl
= 1/(tLow + tHIGH)
Note: fc: High-frequency clock
n
SCK
(Bits 2 to 0 in the SBICRA)
DV1CK
= 0
DV1CK
= 1
000
001
010
011
100
101
110
4
5
6
7
8
9
10
5
6
7
8
9
10
11
tHIGH
tLOW
SCL pin (Master 1)
SCL pin (Master 2)
SCL (Bus)
wait
Count start
Count reset
a
b
c
Count reset



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com