TMP86FS64FG datasheet(138/252 Pages) TOSHIBA

138 / 252 page

Page 126

12. 8-Bit TimerCounter 5 (TC5)

12.1 Configuration

TMP86FS64FG

12.3.3 Programmable Divider Output (PDO) Mode

The programmable divider output (PDO) mode is used to generated a pulse with a 50% duty cycle by count-

ing with the internal clock.

When a match between the up-counter and the TC5DR value is detected, the logic level output from the

PDO5 pin is switched to the opposite state and INTTC5 interrupt request is generated. The up-counter is

cleared at this time and then counting is continued. When a match between the up-counter and the TC5DR

value is detected, the logic level output from the PDO5 pin is switched to the opposite state again and INTTC5

interrupt request is generated. The up-counter is cleared at this time, and then counting and PDO are continued.

When the timer is stopped, the PDO5 pin is high. Therefore, if the timer is stopped when the PDO5 pin is

low, the duty pulse may be shorter than the programmed value.

Figure 12-2 PDO Mode Timing Chart

Example :Generating 1024 Hz pulse (fc = 16.0 Mhz)

(TC5CR), 00000110B

: Sets the PDO mode. (TC5M

= 10, TC5CK = 001)

(TC5DR), 3DH

: 1/1024

÷ 27/fc ÷ 2 (half cycle period) = 3DH

(TC5CR), 00100110B

: Start TC5

Internal clock

Counter

Match detect

n 0

n 01

n 0

TC5DR

PDO5 pin

INTTC5 interrupt

request

Timer F/F

TMP86FS64FG Datasheet(PDF) 138 Page - Toshiba Semiconductor