| Electronic Components Datasheet Search |
|
AX88190AL Datasheet(PDF) 7 Page - ASIX Electronics Corporation |
|
|
|||||||||||||||||||||||||||||
AX88190AL Datasheet(HTML) 7 Page - ASIX Electronics Corporation |
|
7 / 49 page ![]() AX88190A PCMCIA Fast Ethernet MAC Controller ASIX ELECTRONICS CORPORATION 7 2.0 Signal Description The following terms describe the AX88190A pin-out: All pin names with the “#” suffix are asserted low. The following abbreviations are used in following Tables. I Input PU Pull Up O Output PD Pull Down I/O Input/Output P Power Pin OD Open Drain 2.1 PCMCIA Bus Interface Signals Group SIGNAL TYPE PIN NO. DESCRIPTION SA[9:0] I 10 – 1 System Address : Signals SA[9:0] are address bus input lines which enable direct address of up to 64K memory and I/O spaces on card. SD[15:0] I/O 20 – 23, 25 – 38, 30 – 33, 35 – 38 System Data Bus : Signals SD[15:0] constitute the bi-directional data bus. IREQ# O 12 Interrupt Request : IREQ# is asserted to indicate the host system that the PC Card device requires host software service. WAIT# O 125 Wait : This signal is set low to insert wait states during Remote DMA transfer. REG# I 123 Attribute Memory and I/O Space Select : When the REG# signal is asserted, access is limited to Attribute Memory and to the I/O space. IORD# I 15 I/O Read : The host asserts IORD# to read data from AX88190A I/O space. IOWR# I 14 I/O Write : The host asserts IOWR# to write data into AX88190A I/O space. OE# I 16 Output Enable : The OE# line is used to gate Memory Read data from memory on PC Card WE# I 13 Write Enable : The WE# signal is used for strobing Memory Write data into the memory on PC Card. IOIS16# O 120 I/O is 16 Bit Port : The IOIS16# is asserted when the address at the socket corresponds to an I/O address to which the card responds, and the I/O port addressed is capable of 16-bit access. INPACK# O 124 Input Port Acknowledge : The signal is asserted when the AX88190A is selected and can respond to and I/O read cycle at the address on the address bus. CE1#-CE2# I 18, 17 Card Enable : The CE1# enables even numbered address bytes and CE2# enables odd numbered address bytes BVD1_STSCHG# O 121 Battery Voltage Detect 1 / Status Change BVD2_SPKR# O 122 Battery Voltage Detect 2 / Audio speaker out Tab - 1 PCMCIA bus interface signals group |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |