SLG46140V datasheet(50/172 Pages) RENESAS

50 / 172 page

000-0046140-124

Page 49 of 170

SLG46140

8.1 Matrix Input Table

Table 32. Matrix Input Table

Matrix Input Signal Function

Matrix Decode

GROUND

000

2-bit LUT0 output

2-bit LUT1 output

2-bit LUT2 output

2-bit LUT3 output

2-bit LUT4 / DFF0/Latch0 output

2-bit LUT5 / DFF1/Latch1 output

3-bit LUT0 output

3-bit LUT1 output

3-bit LUT2 output

3-bit LUT3 output

3-bit LUT4 / DFF2/Latch2 output

3-bit LUT5 / DFF3/Latch3 output

4-bit LUT0 output/PGEN output

DFF4/Latch4 Q output with resetb or setb

DFF4/Latch4 QB output with resetb or setb

001

DFF5/Latch5 Q output with resetb or setb

DFF5/Latch5 QB output with resetb or setb

010

1 PIPE OUT of pipe delay / 3-bit LUT6 output

OUT0 of pipe delay

OUT1 of pipe delay

edgedet progdly output

PIN2 output

PIN3 output

PIN4 output

PIN5 output

PIN6 output

PIN7 output

PIN9 output

PIN10 output

PIN11 output

PIN12 output

PIN13 output

PIN14 output

ring oscillator output

RC oscillator output

low frequency oscillator output

CNT0/DLY0 output

SLG46140V Datasheet(PDF) 50 Page - Renesas Technology Corp

SLG46140V Datasheet(HTML) 50 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL