| Electronic Components Datasheet Search |
|
TS5MP645YFPR Datasheet(PDF) 8 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TS5MP645YFPR Datasheet(HTML) 8 Page - Texas Instruments |
|
8 / 33 page ![]() 8 TS5MP645 SCDS385B – JANUARY 2018 – REVISED JULY 2018 www.ti.com Product Folder Links: TS5MP645 Submit Documentation Feedback Copyright © 2018, Texas Instruments Incorporated Electrical Characteristics (continued) Over operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT DIGITAL CHARACTERISTICS VIH Input logic high (SEL, OE) VI/O = 0.6 V, RL = 50 Ω, CL = 5 pF 1.425 5.5 V VIL Input logic low (SEL, OE) VI/O = 0.6 V, RL = 50 Ω, CL = 5 pF 0 0.5 V IIH Input high leakage current (SEL, OE) VI/O = 0.6 V, RL = 50 Ω, CL = 5 pF -5 5 µA IIL Input low leakage current (SEL, OE) VI/O = 0.6 V, RL = 50 Ω,CL = 5 pF -5 5 µA RPD Internal pull-down resistance on digital input pins VI/O = 0.6 V, RL = 50 Ω, CL = 5 pF 6 MΩ CSEL, COE Digital Input capacitance (SEL, OE) f = 1 MHz 5 pF |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |