Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

DIX4192IPFB Datasheet(PDF) 19 Page - Texas Instruments

Part # DIX4192IPFB
Description  DIX4192 Integrated Digital Audio Interface Receiver and Transmitter
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

DIX4192IPFB Datasheet(HTML) 19 Page - Texas Instruments

Back Button DIX4192IPFB Datasheet HTML 15Page - Texas Instruments DIX4192IPFB Datasheet HTML 16Page - Texas Instruments DIX4192IPFB Datasheet HTML 17Page - Texas Instruments DIX4192IPFB Datasheet HTML 18Page - Texas Instruments DIX4192IPFB Datasheet HTML 19Page - Texas Instruments DIX4192IPFB Datasheet HTML 20Page - Texas Instruments DIX4192IPFB Datasheet HTML 21Page - Texas Instruments DIX4192IPFB Datasheet HTML 22Page - Texas Instruments DIX4192IPFB Datasheet HTML 23Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 71 page
background image
PL 1
L
AE 3
S
Decoder
Pulse
Generator
PL 2
L
128f
S
256f
S
512f
S
Clock
Divider
Divide by
1,2, 4,or8
DataStream
De-M x
u
RX1+(pin1)
RX1 (pin2)
-
RX2+(pin3)
RX2 (pin4)
-
RX3+(pin5)
RX3 (pin6)
-
RX4+(pin7)
RX4 (pin8)
-
LOCK
(pin 11)
RXCKO
(pin 12)
RXCKO
BYPMUX[10
: ]
R MUX[
X
1:0]
RXCLK
MC K
L
RXCKI
RXCKOF[1:0]
Ch1
.
(Left)
Audio
Ch2
.
(Right)
Audio
Cha ne
n
l
Status
Channel
Status
User
Daa
t
User
Daa
t
UserAccess
(UA)Buffers
Receiver
Access
(RA)Buffers
To
DIT
ToSPI orI CHostInterface
2
Receiver
Sy c
n
Generator
RCV_SYNC
Errorand
StatusOutputs
ToDIT Buffer
andLine Driver
Reference
Clock
Source
To
DIT
SY C
N
BLS
(input)
BLS
(output)
Block Start
(Frame 0startshere)
19
DIX4192
www.ti.com
SBFS031F – FEBRUARY 2006 – REVISED SEPTEMBER 2016
Product Folder Links: DIX4192
Submit Documentation Feedback
Copyright © 2006–2016, Texas Instruments Incorporated
Feature Description (continued)
Figure 12. DIT Block Start Timing
9.3.6 Digital Interface Receiver (DIR) Operation
The DIR performs AES3 decoding and clock recovery and provides the differential line receiver functions. The
lock range of the DIR includes frame and sampling rates from 20 kHz to 216 kHz. Figure 13 shows the functional
block diagram for the DIR.
Four differential line receivers are used for signal conditioning the encoded input data streams. The receivers can
be externally configured for either balanced or unbalanced cable interfaces, as well as interfacing with CMOS
logic level inputs from optical receivers or external logic circuitry. See Figure 14 for a simplified schematic for the
line receiver. External connections are discussed in Receiver Input Interfacing.
Figure 13. Digital Interface Receiver (DIR) Functional Block Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com