| Electronic Components Datasheet Search |
|
DIX4192IPFB Datasheet(PDF) 55 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
DIX4192IPFB Datasheet(HTML) 55 Page - Texas Instruments |
|
55 / 71 page ![]() SN74LVC1G125 orEquivalent 0.1mF T RX+ o ToRX- From+5VLogic (TTLorCMOS) VDD33 5 2 3 1 4 SN74AVC1T45 orEquivalent 0.1mF T RX+ o ToRX- From+1.8Vor+2.5V CMOSLogic +1.8Vor+2.5V 5 VDD33 6 3 1 2 4 (1)ToshibaTORX173,TORX176,TORX179,orequivalent. +5V SN74LVC1G125 orEquivalent 0.1mF T RX+ o ToRX- All-Plastic (5or10metersmaximum) Optical Receiver (1) VDD33 5 2 3 1 4 55 DIX4192 www.ti.com SBFS031F – FEBRUARY 2006 – REVISED SEPTEMBER 2016 Product Folder Links: DIX4192 Submit Documentation Feedback Copyright © 2006–2016, Texas Instruments Incorporated Application Information (continued) Figure 75. Interfacing to a 5-V Optical Receiver Module The DIX4192 line receivers may also be driven directly from external logic or line receiver devices with TTL or CMOS outputs. If the logic driving the line receiver is operated from 3.3 V, then logic level translation will not be required. However, if the external logic is operated from a power-supply voltage that exceeds the maximum VDD33 supply voltage of the DIX4192, or operates from a supply voltage lower than 3.3 V, then level translation is required. Figure 76 shows the recommended logic level translation methods, using buffers and level translators available from Texas Instruments. Figure 76. CMOS and TTL Input Logic Interface 10.1.3 Transmitter Output Interfacing This section details the recommended interfaces for the DIX4192 transmitter line driver and CMOS-buffered outputs. Balanced and unbalanced line interfaces, in addition to optical transmitter and external logic interfacing, will be discussed. For professional digital audio interfaces, 110- Ω balanced line interfaces are either required or preferred. Transformer coupling is commonly employed to provide isolation and to improve common-mode noise performance. Figure 77 shows the recommended transformer-coupled balanced line driver interface for the DIX4192. The transformer is specified for a 1:1 turn ratio, and must exhibit low inter-winding capacitance for best performance. To eliminate residual DC bias, a 0.1-μF capacitor is used for AC-coupling the transformer to the line driver outputs. The coupling capacitor must be a surface-mount ceramic chip type with an X7R or C0G dielectric. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |