Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

STW4810CHDRLF Datasheet(PDF) 36 Page - STMicroelectronics

Part # STW4810CHDRLF
Description  Power management for multimedia processors
PDF  78 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STW4810CHDRLF Datasheet(HTML) 36 Page - STMicroelectronics

Back Button STW4810CHDRLF Datasheet HTML 32Page - STMicroelectronics STW4810CHDRLF Datasheet HTML 33Page - STMicroelectronics STW4810CHDRLF Datasheet HTML 34Page - STMicroelectronics STW4810CHDRLF Datasheet HTML 35Page - STMicroelectronics STW4810CHDRLF Datasheet HTML 36Page - STMicroelectronics STW4810CHDRLF Datasheet HTML 37Page - STMicroelectronics STW4810CHDRLF Datasheet HTML 38Page - STMicroelectronics STW4810CHDRLF Datasheet HTML 39Page - STMicroelectronics STW4810CHDRLF Datasheet HTML 40Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 78 page
background image
Functional description
STw4810
36/78
Fast switching from low current to normal mode.
The regulator is in ‘low current mode’ when multimedia processor is in sleep
mode. PWREN signal indicates that the multimedia processor is about to switch to
run mode. VDDOK signal indicates to the multimedia processor that all supplies
are in the specified range.
Note:
The definition of sleep mode is given in 4.2.3: Sleep mode section.
Soft start circuitry at start up, from power off to normal mode, when PON ball changes
from “0” to “1”.
Default setting defined by start-up configuration.
4.3.4
VPLL
This LDO is dedicated to the multimedia processor PLL (1.05 V, 1.2 V, 1.3 V, 1.8 V) power
supply with 10 mA max full load (Power Control Registers -
Table 27 and Table 28).
Main features
Programmable output voltage, (VPLL_SEL[1:0] bits of power control register -
Table 27
and
Table 28)
Two power domains:
‘Normal mode’ 10 mA full load
‘Power down mode’ or ‘standby mode’ when regulators are switched off and there
is no power consumption (EN_VPLL bit of power control register -
Table 28)
Soft start circuitry at start up, from power off to normal mode, when PON ball changes
from “0” to “1”.
Default setting defined by start-up configuration.
4.3.5
VANA
This LDO is dedicated to the multimedia processor analogue function (2.5 V) power supply
with 10 mA full load.
Main features:
2.5 V output voltage,
Two power domains
‘Normal mode’ 10 mA full load
‘Power down mode’ or ‘standby mode’ when regulators are switched off and there
is no power consumption (EN_VANA bit of power control register -
Table 29),
Default setting defined by start-up configuration.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com