Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

SPC582B50E3 Datasheet(PDF) 40 Page - STMicroelectronics

Part # SPC582B50E3
Description  SPC58 2B Line - 32 bit Power Architecture automotive MCU Single core 80Mhz, 1MByte Flash, ASIL-B
PDF  111 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPC582B50E3 Datasheet(HTML) 40 Page - STMicroelectronics

Back Button SPC582B50E3 Datasheet HTML 36Page - STMicroelectronics SPC582B50E3 Datasheet HTML 37Page - STMicroelectronics SPC582B50E3 Datasheet HTML 38Page - STMicroelectronics SPC582B50E3 Datasheet HTML 39Page - STMicroelectronics SPC582B50E3 Datasheet HTML 40Page - STMicroelectronics SPC582B50E3 Datasheet HTML 41Page - STMicroelectronics SPC582B50E3 Datasheet HTML 42Page - STMicroelectronics SPC582B50E3 Datasheet HTML 43Page - STMicroelectronics SPC582B50E3 Datasheet HTML 44Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 111 page
background image
Electrical characteristics
SPC582B60x, SPC582B54x, SPC582B50x
40/111
DS11597 Rev 5
4.10.2
PLL1
PLL1 is a frequency modulated PLL with Spread Spectrum Clock Generation (SSCG)
support.
Table 20. PLL1 electrical characteristics
Symbol
C
Parameter
Conditions
Value
Unit
Min
Typ
Max
fPLL1IN
SR
—
PLL1 input clock(1)
—
37.5
—
87.5
MHz
ΔPLL1IN
SR
—
PLL1 input clock duty
cycle1
—35
—
65
%
fINFIN
SR
—
PLL1 PFD (Phase
Frequency Detector)
input clock frequency
—
37.5
87.5
MHz
fPLL1VCO
CC
P
PLL1 VCO frequency
—
600
—
1400
MHz
fPLL1PHI0
CC
D
PLL1 output clock PHI0
—
4.762
—
FSYS(2)
MHz
tPLL1LOCK
CC
P
PLL1 lock time
—
—
—
50
µs
fPLL1MOD
CC
T
PLL1 modulation
frequency
—
—
—
250
kHz
|δPLL1MOD|CC
T
PLL1 modulation depth
(when enabled)
Center spread(3)
0.25
—
2
%
Down spread
0.5
—
4
%
|ΔPLL1PHI0SPJ|
(4)
CC
T
PLL1_PHI0 single period
peak to peak jitter
fPLL1PHI0 =
200 MHz, 6-sigma
——
500(5)
ps
IPLL1
CC
D
PLL1 consumption
FINE LOCK state
—
—
5
mA
1. PLL1IN clock retrieved directly from either internal PLL0 or external FXOSC clock. Input characteristics are granted when
using internal PPL0 or external oscillator is used in functional mode.
2. Refer to Section 4.3: Operating conditions for the maximum operating frequency.
3. The device maximum operating frequency FSYS (max) includes the frequency modulation. If center modulation is selected,
the FSYS must be below the maximum by MD (Modulation Depth Percentage), such that FSYS(max)=FSYS(1+MD%).
Refer to the Reference Manual for the PLL programming details.
4. Jitter values reported in this table refer to the internal jitter, and do not include the contribution of the divider and the path to
the output CLKOUT pin.
5. 1.25 V±5%, application noise below 40 kHz at VDD_LV pin - no frequency modulation.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com