| Electronic Components Datasheet Search |
|
25CS160-E/ST Datasheet(PDF) 14 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
25CS160-E/ST Datasheet(HTML) 14 Page - Microchip Technology |
|
14 / 53 page ![]() 2026 Microchip Technology Inc. and its subsidiaries Preliminary DS20007008B-page 14 25CS160 4.0 FUNCTIONAL DESCRIPTION 4.1 Device Operation The 25CS160 is controlled by a set of instructions that are sent from a host controller, commonly referred to as the SPI host. The SPI host communicates with the 25CS160 via the SPI bus, which is comprised of four signal lines: • Chip Select (CS) • Serial Clock (SCK) • Serial Input (SI) • Serial Output (SO) The SPI protocol defines a total of four modes of operation (Mode 0, 1, 2 or 3), with each mode differing in respect to the SCK polarity and phase and how the polarity and phase control the flow of data on the SPI bus. The 25CS160 supports the two most common modes, SPI Modes 0 and 3. With SPI Modes 0 and 3, data are always latched in on the rising edge of SCK and always output on the falling edge of SCK. The only difference between SPI Modes 0 and 3 is the polarity of the SCK signal when in the inactive state (when the SPI host is in Standby mode and not transferring any data). SPI Mode 0 is defined as a low SCK while CS is not asserted (high), and SPI Mode 3 has SCK high in the inactive state. The SCK Idle state must match when the CS is deasserted both before and after the communication sequence in SPI Mode 0 and 3. The figures in this document depict Mode 0 with a solid line on SCK while CS is inactive and Mode 3 with a dotted line. FIGURE 4-1: SPI MODE 0 AND MODE 3 4.2 Interfacing the 25CS160 on the SPI Bus Communication to and from the 25CS160 must be initiated by the SPI host device. The SPI host device must generate the serial clock for the 25CS160 on the SCK pin. The 25CS160 always operates as a client because the Serial Clock pin (SCK) is always an input. 4.2.1 SELECTING THE DEVICE The 25CS160 is selected when the CS pin is low. When the device is not selected, data will not be accepted via the SI pin, and the SO pin will remain in a high-impedance state. 4.2.2 SENDING DATA TO THE DEVICE The 25CS160 uses the Serial Data Input (SI) pin to receive information. All instructions, addresses and data input bytes are clocked into the device with the Most Significant bit (MSb) first. The SI pin begins sampling on the first rising edge of the SCK line after the CS has been asserted. 4.2.3 RECEIVING DATA FROM THE DEVICE Data output from the device is transmitted on the Serial Data Output (SO) pin with the MSb output first. The SO data are latched on the falling edge of the first SCK clock cycle after the instruction and address bytes, if necessary, have been clocked into the device. Mode 3 Mode 0 Mode 3 Mode 0 MSb LSb CS SCK SO SI MSb LSb |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |