Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

R5F5651CDDFB Datasheet(PDF) 95 Page - Renesas Technology Corp

Part # R5F5651CDDFB
Description  Renesas MCUs
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F5651CDDFB Datasheet(HTML) 95 Page - Renesas Technology Corp

Back Button R5F5651CDDFB Datasheet HTML 91Page - Renesas Technology Corp R5F5651CDDFB Datasheet HTML 92Page - Renesas Technology Corp R5F5651CDDFB Datasheet HTML 93Page - Renesas Technology Corp R5F5651CDDFB Datasheet HTML 94Page - Renesas Technology Corp R5F5651CDDFB Datasheet HTML 95Page - Renesas Technology Corp R5F5651CDDFB Datasheet HTML 96Page - Renesas Technology Corp R5F5651CDDFB Datasheet HTML 97Page - Renesas Technology Corp R5F5651CDDFB Datasheet HTML 98Page - Renesas Technology Corp R5F5651CDDFB Datasheet HTML 99Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 95 / 188 page
background image
R01DS0276EJ0240 Rev.2.40
Page 95 of 188
Oct 31, 2023
RX65N Group, RX651 Group
2. Electrical Characteristics
EXTAL = 12 MHz).
 D version
ICC max = 0.38 × f + 14 (full operation in high-speed operating mode)
ICC typ = 0.18 × f + 4 (normal operation in high-speed operating mode)
ICC typ = 0.1 × f + 1.5 (ICLK 1 MHz max) (low-speed operating mode 1)
ICC max = 0.2 × f + 14 (sleep mode)
 G version
ICC max = 0.44 × f + 20 (full operation in high-speed operating mode)
ICC typ = 0.18 × f + 4 (normal operation in high-speed operating mode)
ICC typ = 0.1 × f + 1.5 (ICLK 1 MHz max) (low-speed operating mode 1)
ICC max = 0.27 × f + 20 (sleep mode)
Note 4. Whether the peripheral module clocks are supplied or stopped is controlled only by the bit settings in the module stop control
registers A to D.
Note 5. When the peripheral module clock is stopped, the settings of the clock frequency are as follows:
ICLK = 120 MHz and PCLKA = PCLKB = PCLKC = PCLKD = FCLK = BCLK = BCLK pin = 3.75 MHz (divided by 64).
Note 6. When the low power consumption function is disabled, the DEEPCUT[1:0] bits are set to 01b.
Note 7. When the low power consumption function is enabled, the DEEPCUT[1:0] bits are set to 11b.
Note 8. These are the increases during programming of the code flash memory after the code flash memory (limitations apply to the
combinations of address ranges of the program area and the readable area) or the data flash memory has been programmed or
erased.
Note 9. Reference value
Note 1. The reference power supply current is included in the power supply current value for 12-bit A/D converter (unit 1) and D/A
converter.
Note 2. This applies when VBATT is used.
Table 2.8
DC Characteristics (4)
Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
Ta = Topr
Item
Symbol
D version
G version
Unit
Test Conditions
Min.
Typ.
Max.
Min.
Typ.
Max.
Analog
power
supply
current*1
During 12-bit A/D conversion (unit 0)
AICC
—
0.8
1
—
0.8
1
mA
IAVCC0_AD
During 12-bit A/D conversion (unit 0)
with channel dedicated sample-and-
hold circuits (3 channels)
—
1.7
2.5
—
1.7
2.5
IAVCC0_AD + SH
During 12-bit A/D conversion (unit 1)
—
0.6
1
—
0.6
1
IAVCC1_AD
During 12-bit A/D conversion (unit 1)
+ temperature sensor
—
0.7
1.1
—
0.7
1.1
IAVCC1_AD +
TEMP
During D/A
conversion
(per unit)
Unbuffered output
—
0.25
0.4
—
0.25
0.4
IAVCC1_DA
Buffered output
—
0.75
1.1
—
0.75
1.1
Waiting for A/D, D/A, and
temperature sensor conversion
(all units)
—
0.9
1.4
—
0.9
1.4
IAVCC0 +
IAVCC1
A/D, D/A, and temperature sensor
are in standby mode (all units)
—
1.4
6.7
—
1.4
9.0
µA
IAVCC0 +
IAVCC1
Reference
power
supply
current
During 12-bit A/D conversion (unit 0)
AIREFH
—
38
60
—
38
60
µA
IVREFH0
Waiting for 12-bit A/D conversion
(unit 0)
—
0.07
0.5
—
0.07
0.6
IVREFH0
12-bit A/D converter in module stop
status (unit 0)
—
0.07
0.4
—
0.07
0.5
IVREFH0
USB
operating
current
Low speed
USB0
ICCUSBLS
—
3.7
6.5
—
3.7
6.5
mA
VCC_USB
Full speed
USB0
ICCUSBFS
—
4.2
10
—
4.2
10
mA
VCC_USB
RAM retension voltage
VRAM
2.7
—
—
2.7
—
—
V
VCC rising gradient
SrVCC
8.4
—
20000
8.4
—
20000 µs/V
VCC falling gradient*2
SfVCC
8.4
—
—
8.4
—
—
µs/V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com