Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

PSD813F1 Datasheet(PDF) 97 Page - STMicroelectronics

Part # PSD813F1
Description  Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PSD813F1 Datasheet(HTML) 97 Page - STMicroelectronics

Back Button PSD813F1 Datasheet HTML 93Page - STMicroelectronics PSD813F1 Datasheet HTML 94Page - STMicroelectronics PSD813F1 Datasheet HTML 95Page - STMicroelectronics PSD813F1 Datasheet HTML 96Page - STMicroelectronics PSD813F1 Datasheet HTML 97Page - STMicroelectronics PSD813F1 Datasheet HTML 98Page - STMicroelectronics PSD813F1 Datasheet HTML 99Page - STMicroelectronics PSD813F1 Datasheet HTML 100Page - STMicroelectronics PSD813F1 Datasheet HTML 101Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 97 / 120 page
background image
Preliminary
PSD813F1-A
93
-15
-20
PT
TURBO
Slew
Symbol
Parameter
Conditions
Min
Max
Min
Max
Aloc
OFF
*
Rate
Unit
Maximum Frequency
External Feedback
1/(tSA+t COA)
19.2
16.9
MHz
Maximum Frequency
fMAXA
Internal Feedback ( fCNTA)
1/(tSA+t COA–10)
23.8
20.4
MHz
Maximum Frequency
Pipelined Data
1/(tCH A+t CLA)
27
24.4
MHz
tSA
Input Setup Time
12
13
Add 4 Add 20
ns
tHA
Input Hold Time
15
17
ns
tCHA
Clock High Time
22
25
Add 20
ns
tCLA
Clock Low Time
15
16
Add 20
ns
tCOA
Clock to Output Delay
40
46
Add 20 Sub 6
ns
tARD
CPLD Array Delay
Any Micro
⇔Cell
29
33
Add 4
ns
tMINA
Minimum Clock Period
1/ fCNTA
42
49
ns
CPLD Micro
⇔Cell Asynchronous Clock Mode Timing (3.0 V to 3.6 V Versions)
NOTE: 1. Inputs from Port A, B, and C relative to register/latch clock from the PLD. ALE latch timings refer to tAVLX and tLXAX.
*ZPSD Versions Only.
-15
-20
PT
TURBO
Symbol
Parameter
Conditions
Min
Max
Min
Max
Aloc
OFF
*
Unit
tIS
Input Setup Time
(Note 1)
0
0
ns
tIH
Input Hold Time
(Note 1)
25
30
Add 20
ns
tINH
NIB Input High Time
(Note 1)
13
15
ns
tINL
NIB Input Low Time
(Note 1)
13
15
ns
tINO
NIB Input to Combinatorial
Delay
(Note 1)
62
70
Add 4
Add 20
ns
Input Micro
⇔Cell Timing (3.0 V to 3.6 V Versions)
PSD813F1V AC/DC Parameters – CPLD Timing Parameters
(3.0 V to 3.6 V Versions)
*ZPSD Versions Only.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com