PSD813F1 datasheet(35/120 Pages) STMICROELECTRONICS

35 / 120 page

Preliminary

PSD813F1-A

The

PSD813F1

Functional

Blocks

(cont.)

FLASH

DPLD

EEPROM

SRAM

RS0

EES0-3

FS0-7

PSEN

Figure 8. 8031 Memory Modes – Separate Space Mode

FLASH

DPLD

EEPROM

SRAM

RS0

EES0-3

FS0-7

VM REG BIT 2

PSEN

VM REG BIT 0

VM REG BIT 1

VM REG BIT 3

VM REG BIT 4

Figure 9. 80C31 Memory Mode – Combined Space Mode

9.1.3.2 Configuration Modes for MCUs with Separate Program and Data Spaces

9.1.3.2.1 Separate Space Modes

Code memory space is separated from data memory space. For example, the PSEN

signal is used to access the program code from the Flash Memory, while the RD signal is

used to access data from the EEPROM, SRAM and I/O Ports. This configuration requires

the VM register to be set to 0Ch.

9.1.3.2.2 . Combined Space Modes

The program and data memory spaces are combined into one space that allows the main

Flash Memory, EEPROM, and SRAM to be accessed by either PSEN or RD. For example,

to configure the main Flash memory in combined space mode, bits 2 and 4 of the VM

9.1.3.3 80C31 Memory Map Example

See Application Notes 57 and 64 for examples.

PSD813F1 Datasheet(PDF) 35 Page - STMicroelectronics

PSD813F1 Datasheet(HTML) 35 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL