EMC646SP16JS-70LL datasheet(31/65 Pages) EMLSI

31 / 65 page

EMC646SP16J

4Mx16 CellularRAM

Preliminary

TIMING REQUIREMENTS

Table 13: Asynchronous READ Cycle Timing Requirements

All tests performed with outputs configured for default setting of half drive strength, (BCR[5:4] = 01b).

Note:

1. The High-Z timings measure a 100mV transition from either VOH or VOL toward VccQ/2.

2. The Low-Z timings measure a 100mV transition away from the High-Z (VccQ/2) level toward either VOH or VOL.

3. Page mode enabled only.

4. Contact EMLSI for specific timing.

Parameter

Symbol

104/83 MHz

66 MHz

Unit

Note

Min

Max

Min

Max

Address access time

tAA

ADV# access time

tAADV

Page access time

tAPA

20/25

Address hold from ADV# HIGH

tAVH

Address setup to ADV# HIGH

tAVS

LB#/UB# access time

tBA

LB#/UB# disable to DQ High-Z output

tBHZ

LB#/UB# enable to Low-Z output

tBLZ

Maximum CE# pulse width

tCEM

µs

CE# LOW to WAIT valid

tCEW

17.5

Chip select access time

tCO

CE# LOW to ADV# HIGH

tCVS

Chip disable to DQ and WAIT High-Z output

tHZ

Chip enable to Low-Z output

tLZ

Output enable to valid output

tOE

Output hold from address change

tOH

Output disable to DQ High-Z output

tOHZ

Output enable to Low-Z output

tOLZ

Page READ cycle time

tPC

20/25

READ cycle time

tRC

ADV# pulse width LOW

tVP

EMC646SP16JS-70LL Datasheet(PDF) 31 Page - Emerging Memory & Logic Solutions Inc

EMC646SP16JS-70LL Datasheet(HTML) 31 Page - Emerging Memory & Logic Solutions Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

Datasheet Download

Link URL