PM6675STR datasheet(7/53 Pages) STMICROELECTRONICS

7 / 53 page

PM6675S

Electrical data

7/53

Electrical data

3.1

Maximum rating

CSNS

Current sense input for the switching section. This pin must be connected

through a resistor to the drain of the synchronous rectifier (RDS(ON) sensing)

to set the current limit threshold.

PHASE

Switch node connection and return path for the high side gate driver.

HGATE

High-Side Gate Driver Output

BOOT

Bootstrap capacitor connection. Input for the supply voltage of the high-side

gate driver.

LIN

Linear Regulator Input. Bypass to LGND by a 10µF ceramic capacitor for

noise rejection enhancement.

LOUT

LDO linear regulator output. Bypass with a 20

µF (2 x 10 µF MLCC) filter

capacitor.

Table 2.

Pin functions (continued)

N°

Function

Table 3.

Absolute maximum ratings (1)

Free air operating conditions unless otherwise specified. Stresses beyond those listed under "absolute

maximum ratings" may cause permanent damage to the device. Exposure to absolute maximum rated

conditions for extended periods may affect device reliability.

Symbol

Parameter

Value

Unit

VAVCC

AVCC to SGND

-0.3 to 6

VVCC

VCC to SGND

-0.3 to 6

PGND, LGND to SGND

-0.3 to 0.3

HGATE and BOOT to PHASE

-0.3 to 6

HGATE and BOOT to PGND

-0.3 to 44

VPHASE

PHASE to SGND

-0.3 to 38

LGATE to PGND

-0.3 to VCC +0.3

CSNS, SPG, LEN, SWEN, LILIM, COMP, VSEL,

VSNS, VOSC, VREF, NOSKIP to SGND

-0.3 to VAVCC + 0.3

LPG,VREF, LOUT, LFB to SGND

-0.3 to VAVCC + 0.3

LIN, LOUT, LPG, LIN to LGND

-0.3 to VAVCC + 0.3

Maximum withstanding Voltage range test

condition: CDF-AEC-Q100-002- “Human Body

Model” acceptance criteria: “Normal

Performance”

± 1250

PM6675STR Datasheet(PDF) 7 Page - STMicroelectronics

PM6675STR Datasheet(HTML) 7 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53

Datasheet Download

Link URL