STE2007 datasheet(28/62 Pages) STMICROELECTRONICS

28 / 62 page

Display Data RAM (DDRAM)

STE2007

28/62

Display Data RAM (DDRAM)

5.1

DDRAM and Page/column address circuit

The DDRAM stores pixel data for LCD. It is a 68–row (8 page by 8 bits +4) by 96–column

addressable array. D7 to D0 display data from MCU corresponds to the LCD common

direction. ”0” bit in DDRAM is a OFF–dot on display and ”1” bit in DDRAM is displayed as

ON–dot on display.

Figure 21.

DDRAM vs. display on LCD

Each pixel can be selected when page address and column address are specified. The

MCU issues Page address set command to change the page and access to another page.

In DDRAM page address 8 (D3,D2,D1,D0=1,0,0,0) only display data D0,D1,D2 & D3 are

valid.

The DDRAM column address is specified by Column address set command.

The specified column address is automatically incremented by +1 when a Display data write

command is entered. After the last column address (5Fh), column address returns to 00h

and page address incremented by +1. After the very last address (column=5Fh, page=8h),

both column address and page address return to 00h (column address=00h, page

address=0h).

Figure 22.

Column address in normal mode

COM0

COM1

COM2

COM3

COM4

±±

DDRAM

Display on LCD

192 193 194

288 289 290

384 385 386

480 481 482

190 191

286 287

382 383

478 479

574 575

00H 01H 02H

5EH 5FH

Data

Page address

Column address

576 577 578

672 673 674

768 769 770

670 671

766 767

862 863

Data for page address 0H to 07H

Data for page address 8H

LSBit

MSBit

STE2007 Datasheet(PDF) 28 Page - STMicroelectronics

STE2007 Datasheet(HTML) 28 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

Datasheet Download

Link URL