Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

M306V2EEFS Datasheet(PDF) 256 Page - Renesas Technology Corp

Part # M306V2EEFS
Description  SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER
PDF  271 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M306V2EEFS Datasheet(HTML) 256 Page - Renesas Technology Corp

Back Button M306V2EEFS Datasheet HTML 252Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 253Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 254Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 255Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 256Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 257Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 258Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 259Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 260Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 256 / 271 page
background image
Rev.1.40
Oct 06, 2004 page 256 of 269
M306V2ME-XXXFP, M306V2EEFP
Table 5.8.1 Memory expansion mode and microprocessor mode (no wait) (referenced to VCC = 5 V,
VSS = 0 V at Ta = 25 oC, CM15 = “1” unless otherwise specified)
Symbol
Standard
Measuring condition
Max.
Min.
ParameterUnit
td(BCLK-AD)
Address output delay time35
ns
th(BCLK-AD)
Address output hold time (BCLK standard)4
ns
th(BCLK-CS)
Chip select output hold time (BCLK standard)4
ns
td(BCLK-ALE)
ALE signal output delay time35
ns
th(BCLK-ALE)
ALE signal output hold time
– 4ns
td(BCLK-RD)
RD signal output delay time35
ns
th(BCLK-RD)
RD signal output hold time
0
ns
td(BCLK-WR)
WR signal output delay time
35
ns
th(BCLK-WR)
WR signal output hold time0
ns
td(BCLK-DB)
Data output delay time (BCLK standard)40
ns
th(BCLK-DB)
Data output hold time (BCLK standard)4
ns
th(WR-DB)
Data output hold time (WR standard)(Note 2)0
ns
td(DB-WR)
Data output delay time (WR standard)ns
(Note 1)
Note 1: Calculated according to the BCLK frequency as follows:
td(DB – WR) =
f(BCLK)
10 9
– 40
[ns]
td(BCLK-CS)
Chip select output delay time35
ns
th(RD-AD)
Address output hold time (RD standard)0
ns
th(WR-AD)
Address output hold time (WR standard)
0
ns
2: This is standard value shows the timing when the output is off,
and does not show hold time of data bus.
Hold time of data bus is different by capacitor volume and pull-
up (pull-down) resistance value.
Hold time of data bus is expressed in
t = –CR ✕ ln (1 – VOL / VCC)
by a circuit of the right figure.
For example, when VOL = 0.2VCC, C = 30 pF, R = 1 k
Ω, hold
time of output “L” level is
t = – 30 pF ✕ 1k
Ω ✕ ln (1 – 0.2VCC / VCC)
= 6.7 ns.
DBi
R
C
Figure 5.9.1
5.8 Switching Characteristics



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com