| Electronic Components Datasheet Search |
|
M306V2EEFS Datasheet(PDF) 258 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M306V2EEFS Datasheet(HTML) 258 Page - Renesas Technology Corp |
|
258 / 271 page ![]() Rev.1.40 Oct 06, 2004 page 258 of 269 M306V2ME-XXXFP, M306V2EEFP Table 5.8.3 Memory expansion mode and microprocessor mode (with wait, accessing external memory, multiplex bus area selected) (referenced to VCC = 5 V, VSS = 0 V at Ta = 25 oC, CM15 = “1” unless otherwise specified) Symbol Standard Measuring condition Max. Min. ParameterUnit td(BCLK-AD) Address output delay time 35 ns th(BCLK-AD) Address output hold time (BCLK standard)4 ns td(BCLK-CS) Chip select output delay time35 ns th(BCLK-CS) Chip select output hold time (BCLK standard) 4 ns ns th(RD-AD) Address output hold time (RD standard) (Note) td(BCLK-RD) RD signal output delay time35ns th(BCLK-RD) RD signal output hold time0 ns ns th(WR-AD) Address output hold time (WR standard) (Note) td(BCLK-WR) WR signal output delay time35ns td(BCLK-DB) Data output delay time (BCLK standard) 40 ns th(BCLK-DB) Data output hold time (BCLK standard)4 ns td(DB-WR) Data output delay time (WR standard) (Note) ns td(BCLK-ALE) ALE signal output delay time (BCLK standard) 35 ns th(BCLK-ALE) ALE signal output hold time (BCLK standard) – 4 ns th(ALE-AD) ALE signal output hold time (Adderss standard)30 ns th(BCLK-WR) WR signal output hold time0 ns ns th(RD-CS) Chip select output hold time (RD standard) (Note) th(WR-CS) Chip select output hold time (WR standard) (Note) ns td(AD-RD) Post-address RD signal output delay timens 0 td(AD-WR) Post-address WR signal output delay time ns 0 tdZ(RD-AD) Address output floating start time ns 8 th(WR-DB) Data output hold time (WR standard)ns (Note) Note: Calculated according to the BCLK frequency as follows: th(RD – AD) = f(BCLK) ✕ 2 10 9 [ns] th(WR – AD) = f(BCLK) ✕ 2 10 9 [ns] th(RD – CS) = f(BCLK) ✕ 2 10 9 [ns] th(WR – CS) = f(BCLK) ✕ 2 10 9 [ns] td(DB – WR) = f(BCLK) ✕ 2 10 9 ✕ 3 – 40 [ns] td(AD – ALE) = f(BCLK) ✕ 2 10 9 – 25 [ns] th(WR – DB) = f(BCLK) ✕ 2 10 9 [ns] td(AD-ALE) ALE signal output delay time (Address standard)ns (Note) Figure 5.9.1 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |