R5F72115D160FPV datasheet(787/1228 Pages) RENESAS

787 / 1228 page

Section 16 I

2C Bus Interface 3 (IIC3)

Rev. 2.00 May. 08, 2008 Page 763 of 1200

REJ09B0344-0200

16.5

Interrupt Requests

There are six interrupt requests in this module; transmit data empty, transmit end, receive data full,

NACK detection, STOP recognition, and arbitration lost/overrun error. Table 16.4 shows the

contents of each interrupt request.

Table 16.4

Interrupt Requests

Interrupt Request

Abbreviation

Interrupt Condition

2C Bus

Format

Clocked Synchronous

Serial Format

Transmit data Empty

TXI

(TDRE = 1) • (TIE = 1)

√

Transmit end

TEI

(TEND = 1) • (TEIE = 1)

√

Receive data full

RXI

(RDRF = 1) • (RIE = 1)

√

STOP recognition

STPI

(STOP = 1) • (STIE = 1)

√

⎯

NACK detection

√

⎯

Arbitration lost/

overrun error

NAKI

{(NACKF = 1) + (AL = 1)} •

(NAKIE = 1)

√

When the interrupt condition described in table 16.4 is 1, the CPU executes an interrupt exception

handling. Note that a TXI or RXI interrupt can activate the DMAC if the setting for DMAC

activation has been made. In such a case, an interrupt request is not sent to the CPU. Interrupt

sources should be cleared in the exception handling. The TDRE and TEND bits are automatically

cleared to 0 by writing the transmit data to ICDRT. The RDRF bit is automatically cleared to 0 by

reading ICDRR. The TDRE bit is set to 1 again at the same time when the transmit data is written

to ICDRT. Therefore, when the TDRE bit is cleared to 0, then an excessive data of one byte may

be transmitted.

R5F72115D160FPV Datasheet(PDF) 787 Page - Renesas Technology Corp

R5F72115D160FPV Datasheet(HTML) 787 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL