Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

R5F72115D160FPV Datasheet(PDF) 1117 Page - Renesas Technology Corp

Part # R5F72115D160FPV
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family
PDF  1228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F72115D160FPV Datasheet(HTML) 1117 Page - Renesas Technology Corp

Back Button R5F72115D160FPV Datasheet HTML 1113Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 1114Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 1115Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 1116Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 1117Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 1118Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 1119Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 1120Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 1121Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 1117 / 1228 page
background image
Section 27 Electrical Characteristics
Rev. 2.00 May. 08, 2008 Page 1093 of 1200
REJ09B0344-0200
27.4.2
Control Signal Timing
Table 27.7
Control Signal Timing
Conditions: Vcc = PLLVcc = 1.4 to 1.6 V, VccQ = 3.0 to 3.6,
Vss = PLLVss = VssQ = 0 V, Ta =
−40°C to +85°C
B
φ = 40 MHz
Item
Symbol Min.
Max.
Unit
Figure
RES pulse width
t
RESW
20*
2
–
t
cyc
RES setup time *1
t
RESS
25
–
ns
RES hold time
t
RESH
15
–
ns
MRES pulse width
t
MRESW
20*
3
—
t
cyc
MRES setup time
t
MRESS
25
–
ns
MRES hold time
t
MRESH
15
–
ns
Figure 27.5,
Figure 27.6,
Figure 27.8,
Figure 27.9
MD1, MD0 setup time
t
MDS
20
–
t
cyc
Figure 27.8
BREQ setup time
t
BREQS
1/2t
cyc + 10
–
ns
Figure 27.10
BREQ hold time
t
BREQH
1/2t
cyc + 4
–
ns
NMI setup time *
1
t
NMIS
15
–
ns
Figure 27.9
NMI hold time
t
NMIH
7
–
ns
IRQ7 to IRQ0 setup time *
1
t
IRQS
15
–
ns
IRQ7 to IRQ0 hold time
t
IRQH
7
–
ns
IRQOUT/REFOUT output delay time
t
IRQOD
—
100
ns
Figure 27.11
BACK delay time
t
BACKD
—
1/2t
cyc + 20
ns
Bus tri-state delay time 1
t
BOFF1
0
100
ns
Bus tri-state delay time 2
t
BOFF2
0
100
ns
Bus buffer on time 1
t
BON1
0
30
ns
Figure 27.10
Bus buffer on time 2
t
BON2
0
30
ns
Notes: 1.
RES, NMI, and IRQ7 to IRQ0 are asynchronous signals. When these setup times are
observed, a change of these signals is detected at the clock rising edge. If the setup
times are not observed, detection of a signal change may be delayed until the next
rising edge of the clock.
2. In standby mode or when the clock multiplication ratio is changed, t
RESW = tOSC2 (Min. 10
ms).
3. In standby mode, t
RESW = tOSC2 (Min. 10 ms).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com