H838532H datasheet(290/508 Pages) RENESAS

290 / 508 page

Section 9 Timers

Rev. 1.00 May 30, 2008 Page 270 of 484

REJ09B0436-0100

Bit 2: Watchdog timer module standby mode control (WDCKSTP)

Bit 2 controls setting and clearing of module standby mode for the watchdog timer.

WDCKSTP

Description

Watchdog timer is set to module standby mode

Watchdog timer module standby mode is cleared

(initial value)

Note:

WDCKSTP is valid when the WDON bit is cleared to 0 in timer control/status register W

(TCSRW). If WDCKSTP is set to 0 while WDON is set to 1 (during watchdog timer

operation), 0 will be set in WDCKSTP but the watchdog timer will continue its watchdog

function and will not enter module standby mode. When the watchdog function ends and

WDON is cleared to 0 by software, the WDCKSTP setting will become valid and the

watchdog timer will enter module standby mode.

(4) Port Mode Register 3 (PMR3)

Bit

Initial value

Read/Write

AEVL

R/W

AEVH

R/W

WDCKS

R/W

NCS

R/W

IRQ0

R/W

PWM

R/W

—

R/W

PMR3 is an 8-bit read/write register, mainly controlling the selection of pin functions for port 3

pins. Only the bit relating to the watchdog timer is described here. For details of the other bits, see

section 8, I/O Ports.

Bit 5: Watchdog timer source clock select (WDCKS)

WDCKS

Description

φ/8192 selected

(initial value)

φw/32 selected

H838532H Datasheet(PDF) 290 Page - Renesas Technology Corp

H838532H Datasheet(HTML) 290 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL