H838532H datasheet(289/508 Pages) RENESAS

289 / 508 page

Section 9 Timers

Rev. 1.00 May 30, 2008 Page 269 of 484

REJ09B0436-0100

Bit 0

WRST

Description

Clearing condition:

Reset by

RES pin

When TCSRWE = 1, and 0 is written in both B0WI and WRST

Setting condition:

When TCW overflows and an internal reset signal is generated

(2) Timer Counter W (TCW)

Bit

Initial value

Read/Write

TCW7

R/W

TCW6

R/W

TCW5

R/W

TCW4

R/W

TCW3

R/W

TCW0

R/W

TCW2

R/W

TCW1

R/W

TCW is an 8-bit read/write up-counter, which is incremented by internal clock input. The input

clock is

φ/8192 or φw/32. The TCW value can always be written or read by the CPU.

When TCW overflows from H'FF to H'00, an internal reset signal is generated and WRST is set to

1 in TCSRW. Upon reset, TCW is initialized to H'00.

(3) Clock Stop Register 2 (CKSTPR2)

—

WDCKSTP PWCKSTP LDCKSTP

—

AECKSTP

543210

1111111

—

R/W

———

R/W

Bit

Initial value

Read/Write

CKSTPR2 is an 8-bit read/write register that performs module standby mode control for peripheral

modules. Only the bit relating to the watchdog timer is described here. For details of the other bits,

see the sections on the relevant modules.

H838532H Datasheet(PDF) 289 Page - Renesas Technology Corp

H838532H Datasheet(HTML) 289 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL