| Electronic Components Datasheet Search |
|
H838532H Datasheet(PDF) 286 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H838532H Datasheet(HTML) 286 Page - Renesas Technology Corp |
|
286 / 508 page ![]() Section 9 Timers Rev. 1.00 May 30, 2008 Page 266 of 484 REJ09B0436-0100 (3) Register Configuration Table 9.17 shows the register configuration of the watchdog timer. Table 9.17 Watchdog Timer Registers Name Abbr. R/W Initial Value Address Timer control/status register W TCSRW R/W H'AA H'FFB2 Timer counter W TCW R/W H'00 H'FFB3 Clock stop register 2 CKSTPR2 R/W H'FF H'FFFB Port mode register 3 PMR3 R/W H'04 H'FFCA 9.6.2 Register Descriptions (1) Timer Control/Status Register W (TCSRW) Bit Initial value Read/Write 7 B6WI 1 R 6 TCWE 0 R/(W)* 5 B4WI 1 R 4 TCSRWE 0 R/(W)* 3 B2WI 1 R 0 WRST 0 R/(W)* 2 WDON 0 R/(W)* 1 B0WI 1 R Note: * Write is permitted only under certain conditions, which are given in the descriptions of the individual bits. TCSRW is an 8-bit read/write register that controls write access to TCW and TCSRW itself, controls watchdog timer operations, and indicates operating status. Bit 7: Bit 6 write inhibit (B6WI) Bit 7 controls the writing of data to bit 6 in TCSRW. Bit 7 B6WI Description 0 Bit 6 is write-enabled 1 Bit 6 is write-protected (initial value) This bit is always read as 1. Data written to this bit is not stored. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |