H8S2245 datasheet(600/818 Pages) RENESAS

600 / 818 page

Section 18 Power-Down Modes

Rev.3.00 Mar. 26, 2007 Page 558 of 772

REJ09B0355-0300

Bit 6

Bit 5

Bit 4

STS2

STS1

STS0

Description

Standby time = 8192 states

(Initial value)

Standby time = 16384 states

Standby time = 32768 states

Standby time = 65536 states

Standby time = 131072 states

Standby time = 262144 states

Reserved

Standby time = 16 states

Bit 3—Output Port Enable (OPE): Specifies whether the output of the address bus and bus

control signals (

CS0 to CS3, AS, RD, HWR, LWR) is retained or set to the high-impedance state

in software standby mode.

Bit 3

OPE

Description

In software standby mode, address bus and bus control signals are high-impedance

In software standby mode, address bus and bus control signals retain output state

(Initial value)

Bits 2 to 0—Reserved: Read-only bits, always read as 0.

18.2.2

System Clock Control Register (SCKCR)

PSTOP

R/W

—

R/W

—

SCK0

R/W

SCK2

R/W

SCK1

R/W

Bit

Initial value

R/W

SCKCR is an 8-bit readable/writable register that performs

φ clock output control and medium-

speed mode control.

SCKCR is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in

software standby mode.

H8S2245 Datasheet(PDF) 600 Page - Renesas Technology Corp

H8S2245 Datasheet(HTML) 600 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL