Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

H8S2245 Datasheet(PDF) 320 Page - Renesas Technology Corp

Part # H8S2245
Description  Renesas 16-Bit Single-Chip Microcomputer H8S Family / H8S/2200 Series
PDF  818 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8S2245 Datasheet(HTML) 320 Page - Renesas Technology Corp

Back Button H8S2245 Datasheet HTML 316Page - Renesas Technology Corp H8S2245 Datasheet HTML 317Page - Renesas Technology Corp H8S2245 Datasheet HTML 318Page - Renesas Technology Corp H8S2245 Datasheet HTML 319Page - Renesas Technology Corp H8S2245 Datasheet HTML 320Page - Renesas Technology Corp H8S2245 Datasheet HTML 321Page - Renesas Technology Corp H8S2245 Datasheet HTML 322Page - Renesas Technology Corp H8S2245 Datasheet HTML 323Page - Renesas Technology Corp H8S2245 Datasheet HTML 324Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 320 / 818 page
background image
Section 8 I/O Ports
Rev.3.00 Mar. 26, 2007 Page 278 of 772
REJ09B0355-0300
8.13.2
Register Configuration
Table 8.23 shows the port G register configuration.
Table 8.23
Port G Registers
Name
Abbreviation
R/W
Initial Value*
1
Address*
2
Port G data direction register
PGDDR
W
H'00/H'10*
3
H'FEBF
Port G data register
PGDR
R/W
H'00
H'FF6F
Port G register
PORTG
R
Undefined
H'FF5F
Notes: 1. Value of bits 4 to 0.
2. Lower 16 bits of the address.
3. Initial value depends on the mode.
Port G Data Direction Register (PGDDR)
7
Undefined
Undefined
6
Undefined
Undefined
5
Undefined
Undefined
4
PG4DDR
1
W
0
W
3
PG3DDR
0
W
0
W
0
PG0DDR
0
W
0
W
2
PG2DDR
0
W
0
W
1
PG1DDR
0
W
0
W
Bit
Modes 1, 4, 5
Initial value
R/W
Modes 2, 3, 6, 7
Initial value
R/W
:
:
:
:
:
PGDDR is an 8-bit write-only register, the individual bits of which specify input or output for the
pins of port G. PGDDR cannot be read, and bits 7 to 5 are reserved. If PGDDR is read, an
undefined value will be read. PGDDR cannot be modified.
This register is a write-only register, and cannot be written by bit manipulation instruction. For
details, see section 2.10.4, Access Methods for Registers with Write-Only Bits.
PGDDR is initialized by a power-on reset, and in hardware standby mode, to H'10 (bits 4 to 0) in
modes 1, 4, and 5, and to H'00 (bits 4 to 0) in modes 2, 3, 6, and 7. It retains its prior state after a
manual reset, and in software standby mode. The OPE bit in SBYCR is used to select whether the
bus control output pins retain their output state or become high-impedance when a transition is
made to software standby mode.
Note:
Modes 2, 3, 6, and 7 cannot be used in the H8S/2240.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com