HD64F2149YV datasheet(577/1075 Pages) RENESAS

577 / 1075 page

Section 16 I

2C Bus Interface

Rev. 3.00 Jan 18, 2006 page 549 of 1044

REJ09B0280-0300

• Notes on Start Condition Issuance for Retransmission

Figure 16.18 shows the timing of start condition issuance for retransmission, and the timing for

subsequently writing data to ICDR, together with the corresponding flowchart. After start

condition issuance is done and determined the start condition, write the transmit data to ICDR,

as shown below.

Read SCL pin

Write transmit data to ICDR

Clear IRIC in ICSR

Write BBSY = 1,

SCP = 0 (ICSR)

IRIC = 1 ?

SCL = Low ?

Yes

Start condition

issuance ?

[1]

[2]

[3]

[4]

[5]

[1]

[2]

[3]

[4]

[5]

Wait for end of 1-byte transfer

Determine whether SCL is low

Issue restart condition instruction for transmission

Detremine whether start condition is generated or not

Set transmit data (slave address + R/

Note: Program so that processing from [3] to [5] is

executed continuously.

Other processing

Yes

IRIC = 1 ?

Yes

SCL

bit7

Data output

ACK

IRIC

[1] IRIC determination [2] Determination

of SCL = Low

[5] ICDR write (next transmit data)

SDA

[3] Start condition instruction

issuance

start condition

(retransmission)

[4] IRIC determination

Figure 16.19 Flowchart and Timing of Start Condition Instruction Issuance for

Retransmission

HD64F2149YV Datasheet(PDF) 577 Page - Renesas Technology Corp

HD64F2149YV Datasheet(HTML) 577 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL