HD64F2149YV datasheet(579/1075 Pages) RENESAS

579 / 1075 page

Section 16 I

2C Bus Interface

Rev. 3.00 Jan 18, 2006 page 551 of 1044

REJ09B0280-0300

• Notes on WAIT Function

 Conditions to cause this phenomenon

When both of the following conditions are satisfied, the clock pulse of the 9th clock could

be outputted continuously in master mode using the WAIT function due to the failure of

the WAIT insertion after the 8th clock fall.

(1) Setting the WAIT bit of the ICMR register to 1 and operating WAIT, in master mode

(2) If the IRIC bit of interrupt flag is cleared from 1 to 0 between the fall of the 7th clock

and the fall of the 8th clock.

 Error phenomenon

Normally, WAIT State will be cancelled by clearing the IRIC flag bit from 1 to 0 after the

fall of the 8th clock in WAIT State. In this case, if the IRIC flag bit is cleared between the

7th clock fall and the 8th clock fall, the IRIC flag clear- data will be retained internally.

Therefore, the WAIT State will be cancelled right after WAIT insertion on 8th clock fall.

 Restrictions

Please clear the IRIC flag before the rise of the 7th clock (the counter value of BC2

through BC0 should be 2 or greater), after the IRIC flag is set to 1 on the rise of the 9th

clock.

If the IRIC flag-clear is delayed due to the interrupt or other processes and the value of BC

counter is turned to 1 or 0, please confirm the SCL pins are in L’ state after the counter

value of BC2 through BC0 is turned to 0, and clear the IRIC flag. (See figure 16.21.)

SCL

BC2–BC0

Transmit/receive data

ASD

IRIC flag clear unavailable

IRIC flag clear available

IRIC

(operation

example)

SCL =

‘L’ confirm

IRIC clear

When BC2-0

≥ 2

IRIC clear

Transmit/receive

data

Figure 16.21 IRIC Flag Clear Timing on WAIT Operation

HD64F2149YV Datasheet(PDF) 579 Page - Renesas Technology Corp

HD64F2149YV Datasheet(HTML) 579 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL