| Electronic Components Datasheet Search |
|
SH7751 Datasheet(PDF) 39 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7751 Datasheet(HTML) 39 Page - Renesas Technology Corp |
|
39 / 1224 page ![]() Rev.4.00 Oct. 10, 2008 Page xxxix of xcviii REJ09B0370-0400 Item Page Revision (See Manual for Details) 22.2.3 PCI Configuration Register 2 (PCICONF2) 864 Description amended Bits 23 to 16—Sub Class Codes (CLASS15 to 8): Shows the subclass code. For details, please see appendix D, Pin Functions of the PCI Local Bus Specifications, Revision 2.1. Bits 15 to 8—Register Level Programming Interface (CLASS7 to 0): Shows the register level programming interface. For details, please see appendix D, Pin Functions of the PCI Local Bus Specifications, Revision 2.1. 22.2.17 PCI Control Register (PCICR) 886 Description added of Bit 3 Bit 3: SERR Description 0 SERR pin at Hi-Z (driven to High by pull-up resistor) (Initial value) 1 ssert SERR (Low output) A 887 Description deleted of Bit 1 22.2.24 PCI Arbiter Interrupt Register (PCIAINT) 900 Description amended The PCIAINT register is initialized to H'00000000 at a power-on reset or software reset. 901 Description added of Bit 13 Bit 13—Master Broken Interrupt (MST_BRKN): Detects when the master granted with bus privileges does not start a transaction ( FRAME not asserted) within 16 clocks. For the SH7751, see 22.12, Usage Notes. Description added of Bit 12 Bit 12—Target Bus Timeout Interrupt (TGT_BUSTO): Neither TRDY nor STOP are not returned within 16 clocks in the case of the first data transfer, or within 8 clocks in the case of second and subsequent data transfers. For the SH7751, see 22.12, Usage Notes. Description added of Bit 11 Bit 11—Master Bus Timeout Interrupt (MST_BUSTO): Indicates the detection that IRDY was not asserted within 8 clock cycles in a transaction initiated by a device including PCIC. Description amended of Bit 1 Bit 1—Write Data Parity Error Interrupt (DPERR_WT): Indicates the detection of the assertion of PERR in a data write operation when a device other than the PCIC is operating as the bus master. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |