SH7750 datasheet(21/1162 Pages) RENESAS

21 / 1162 page

Rev.7.00 Oct. 10, 2008 Page xxi of lxxxiv

REJ09B0366-0700

Item

Page

Revision (See Manual for Details)

13.3.5 Synchronous

DRAM Interface

Figure 13.42 (2)

Synchronous DRAM

Mode Write Timing

(Mode Register Set)

491

Figure amended

CASS

D63–D0

CKE

(High)

Connecting a 128-

Mbit/256-Mbit

Synchronous DRAM

with 64-bit Bus Width

(SH7750R Only):

494, 495 Description amended

• In the auto-refresh operation, the REF command is issued

twice continuously in response to a single refresh request.

The interval cycle number between the first and second REF

commands issuance is specified by the setting of the

TRAS2

−TRAS0 bits in MCR, which is 4 to 11 CKIO cycles.

The interval cycle number between the second REF

command and the next ACTV command issuance is specified

by the settings of both the TRAS2

−TRAS0 bits and the

TRC2

−TRC0 bits in MCR in the sum total, which is 4 to 32

CKIO cycles. Set RTCOR and bits CKS2

−CKS0, and MCR so

as to satisfy the refresh-interval rating of the synchronous

DRAM which you are using. The synchronous DRAM auto-

refresh timing with 64-bit bus width is shown below figure.

Figure 13.46

Synchronous DRAM

Auto-Refresh Timing

with 64-Bit Bus Width

(TRAS [2:0] = 001, TRC

[2:0] = 001))

496

Figure newly added

13.3.7 PCMCIA

Interface

Figure 13.51 Basic

Timing for PCMCIA

Memory Card Interface

505

Figure amended

D15–D0

(write)

WE1

(write)

Figure 13.52 Wait

Timing for PCMCIA

Memory Card Interface

506

Figure amended

D15–D0

(write)

WE1

(write)

SH7750 Datasheet(PDF) 21 Page - Renesas Technology Corp

SH7750 Datasheet(HTML) 21 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL