SH7011 datasheet(86/292 Pages) RENESAS

86 / 292 page

7.2

Description of Registers

7.2.1

Bus Control Register 2 (BCR2)

BCR2 is a 16-bit read/write register that specifies the number of idle cycles and

CS signal assert

extension of each CS space.

BCR2 is initialized by power-on resets to H'FFFF.

Bit:

IW31

IW30

IW21

IW20

IW11

IW10

IW01

IW00

Initial value:

R/W:

R/W

Bit:

CW3

CW2

CW1

CW0

SW3

SW2

SW1

SW0

Initial value:

R/W:

R/W

• Bits 15–8—Idles between Cycles (IW31, IW30, IW21, IW20, IW11, IW10, IW01, IW00):

These bits specify idle cycles inserted between consecutive accesses when the second one is to

a different CS area after a read. Idles are used to prevent data conflict between ROM (and

other memories, which are slow to turn the read data buffer off), fast memories, and I/O

interfaces. Even when access is to the same area, idle cycles must be inserted when a read

access is followed immediately by a write access. The idle cycles to be inserted comply with

the area specification of the previous access

. Refer to section 7.4, Waits between Access

Cycles, for details.

IW31, IW30 specify the idle between cycles for CS3 space; IW21, IW20 specify the idle

between cycles for CS2 space; IW11, IW10 specify the idle between cycles for CS1 space and

IW01, IW00 specify the idle between cycles for CS0 space.

Bit 15 (IW31)

Bit 14 (IW30)

Description

No idle cycle after accessing CS3 space

Inserts one idle cycle

Inserts two idle cycles

Inserts three idle cycles

(initial value)

SH7011 Datasheet(PDF) 86 Page - Renesas Technology Corp

SH7011 Datasheet(HTML) 86 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL