Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

AT89C5131A-RDTUM Datasheet(PDF) 100 Page - ATMEL Corporation

Part # AT89C5131A-RDTUM
Description  8-bit Flash Microcontroller with Full Speed USB Device
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT89C5131A-RDTUM Datasheet(HTML) 100 Page - ATMEL Corporation

Back Button AT89C5131A-RDTUM Datasheet HTML 96Page - ATMEL Corporation AT89C5131A-RDTUM Datasheet HTML 97Page - ATMEL Corporation AT89C5131A-RDTUM Datasheet HTML 98Page - ATMEL Corporation AT89C5131A-RDTUM Datasheet HTML 99Page - ATMEL Corporation AT89C5131A-RDTUM Datasheet HTML 100Page - ATMEL Corporation AT89C5131A-RDTUM Datasheet HTML 101Page - ATMEL Corporation AT89C5131A-RDTUM Datasheet HTML 102Page - ATMEL Corporation AT89C5131A-RDTUM Datasheet HTML 103Page - ATMEL Corporation AT89C5131A-RDTUM Datasheet HTML 104Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 100 / 188 page
background image
100
4337K–USB–04/08
AT89C5130A/31A-M
Reset Value = 0001 0100b
Not bit addressable
19.3.5.2
Serial Peripheral Status Register (SPSTA)
The Serial Peripheral Status Register contains flags to signal the following conditions:
• Data transfer complete
• Write collision
• Inconsistent logic level on SS pin (mode fault error)
Table 19-4 describes the SPSTA register and explains the use of every bit in the register.
Table 19-4.
SPSTA Register
SPSTA - Serial Peripheral Status and Control register (0C4H)
2
CPHA
Clock Phase
Cleared to have the data sampled when the SCK leaves the idle state (see CPOL).
Set to have the data sampled when the SCK returns to idle state (see CPOL).
1
SPR1
SPR2 SPR1 SPR0 Serial Peripheral Rate
000Reserved
00 1FCLK PERIPH/4
010 FCLK PERIPH/8
011FCLK PERIPH/16
100FCLK PERIPH/32
10 1FCLK PERIPH/64
110FCLK PERIPH/128
1 11Reserved
0
SPR0
Bit
Number
Bit Mnemonic
Description
7
6
5
4
3
2
1
0
SPIF
WCOL
SSERR
MODF
-
-
-
-
Bit Number
Bit
Mnemonic
Description
7
SPIF
Serial Peripheral data transfer flag
Cleared by hardware to indicate data transfer is in progress or has been approved by a
clearing sequence.
Set by hardware to indicate that the data transfer has been completed.
6
WCOL
Write Collision flag
Cleared by hardware to indicate that no collision has occurred or has been approved by a
clearing sequence.
Set by hardware to indicate that a collision has been detected.
5
SSERR
Synchronous Serial Slave Error flag
Set by hardware when SS is de-
asserted before the end of a received data.
Cleared by disabling the SPI (clearing SPEN bit in SPCON).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com