Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

LTM4614EVPBF Datasheet(PDF) 15 Page - Linear Technology

Part # LTM4614EVPBF
Description  Dual 4A per Channel Low VIN DC/DC 關Module Regulator
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTM4614EVPBF Datasheet(HTML) 15 Page - Linear Technology

Back Button LTM4614EVPBF Datasheet HTML 11Page - Linear Technology LTM4614EVPBF Datasheet HTML 12Page - Linear Technology LTM4614EVPBF Datasheet HTML 13Page - Linear Technology LTM4614EVPBF Datasheet HTML 14Page - Linear Technology LTM4614EVPBF Datasheet HTML 15Page - Linear Technology LTM4614EVPBF Datasheet HTML 16Page - Linear Technology LTM4614EVPBF Datasheet HTML 17Page - Linear Technology LTM4614EVPBF Datasheet HTML 18Page - Linear Technology LTM4614EVPBF Datasheet HTML 19Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 20 page
background image
LTM4614
15
4614fa
APPLICATIONS INFORMATION
Figure 11. Recommended PCB Layout
M
CIN1
GND1
GND2
GND1
VIN1
GND1
GND2
GND2
GND2
GND1
VOUT2
VOUT1
VIN2
GND2
4614 F11
VOUT1
L
K
J
H
G
F
E
D
C
B
A
1
2
3456789
10 11 12
CIN2
COUT3 COUT4
COUT1 COUT2
I/O PINS
I/O PINS
Safety Considerations
The LTM4614 modules do not provide isolation from VIN to
VOUT. There is no internal fuse. If required, a slow blow fuse
with a rating twice the maximum input current needs to be
provided to protect each unit from catastrophic failure.
Layout Checklist/Example
The high integration of LTM4614 makes the PCB board
layout very simple and easy. However, to optimize its electri-
cal and thermal performance, some layout considerations
are still necessary.
• Use large PCB copper areas for high current path,
including VIN, GND and VOUT. It helps to minimize the
PCB conduction loss and thermal stress.
• Place high frequency ceramic input and output capaci-
tors next to the VIN, GND and VOUT pins to minimize
high frequency noise.
• Place a dedicated power ground layer underneath the
unit.
• To minimize the via conduction loss and reduce module
thermal stress, use multiple vias for interconnection
between the top layer and other power layers.
• Do not put via directly on pads unless the via is
capped.
Figure 11 gives a good example of the recommended
layout.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com